參數(shù)資料
型號: MPC8309CVMADFCA
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 266 MHz, RISC PROCESSOR, PBGA489
封裝: 19 X 19 MM, 1.61 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, PLASTIC, MAPBGA-489
文件頁數(shù): 63/81頁
文件大小: 484K
代理商: MPC8309CVMADFCA
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1
66
Freescale Semiconductor
Clocking
23.1
Clocking in PCI Host Mode
When the MPC8309 is configured as a PCI host device (RCWH[PCIHOST] = 1), SYS_CLK_IN is its
primary input clock. SYS_CLK_IN feeds the PCI clock divider (
2) and the PCI_SYNC_OUT and
PCI_CLK multiplexors. The CFG_CLKIN_DIV configuration input selects whether SYS_CLK_IN or
SYS_CLK_IN/2 is driven out on the PCI_SYNC_OUT signal.
PCI_SYNC_OUT is connected externally to PCI_SYNC_IN to allow the internal clock subsystem to
synchronize to the system PCI clocks. PCI_SYNC_OUT must be connected properly to PCI_SYNC_IN,
with equal delay to all PCI agent devices in the system.
23.1.1
PCI Clock Outputs (PCI_CLK[0:2])
When the MPC8309 is configured as a PCI host, it provides three separate clock output signals,
PCI_CLK[0:2], for external PCI agents.
When the device comes out of reset, the PCI clock outputs are disabled and are actively driven to a steady
low state. Each of the individual clock outputs can be enabled (enable toggling of the clock) by setting its
corresponding OCCR[PCICOEn] bit. All output clocks are phase-aligned to each other.
23.2
Clocking in PCI Agent Mode
When the MPC8309 is configured as a PCI agent device, PCI_SYNC_IN is the primary input clock. In
agent mode, the SYS_CLK_IN signal should be tied to GND, and the clock output signals, PCI_CLKn and
PCI_SYNC_OUT, are not used.
23.3
System Clock Domains
As shown in Figure , the primary clock input (frequency) is multiplied up by the system phase-locked loop
(PLL) and the clock unit to create four major clock domains:
The coherent system bus clock (csb_clk)
The QUICC Engine clock (qe_clk)
The internal clock for the DDR controller (ddr_clk)
The internal clock for the local bus controller (lbc_clk)
The csb_clk frequency is derived from the following equation:
csb_clk = [PCI_SYNC_IN × (1 + ~CFG_CLKIN_DIV)] × SPMF
Eqn. 1
In PCI host mode,
PCI_SYNC_IN = SYS_CLK_IN
(1 + ~CFG_CLKIN_DIV) .
Eqn. 2
The csb_clk serves as the clock input to the e300 core. A second PLL inside the core multiplies up the
csb_clk frequency to create the internal clock for the core (core_clk). The system and core PLL multipliers
are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL) which is
loaded at power-on reset or by one of the hard-coded reset options. For more information, see the Reset
相關(guān)PDF資料
PDF描述
MPC8309CVMAHFCA 32-BIT, 417 MHz, RISC PROCESSOR, PBGA489
MPC8313EVRAFF 32-BIT, 333 MHz, MICROPROCESSOR, PBGA516
MPC8313EVRAGD 32-BIT, 400 MHz, MICROPROCESSOR, PBGA516
MPC8313EZQAGDB 32-BIT, 400 MHz, MICROPROCESSOR, PBGA516
MPC8313VRAFF 32-BIT, 333 MHz, MICROPROCESSOR, PBGA516
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8309CVMAFDC 制造商:Freescale Semiconductor 功能描述:E300 MP EXT TMP 333 - Trays
MPC8309CVMAFDCA 功能描述:微處理器 - MPU E300 MP ext tmp 333 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8309CVMAGDCA 功能描述:微處理器 - MPU E300 MP EXT TMP RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8309CVMAHFCA 功能描述:微處理器 - MPU 417/333/233 MP ext tmp RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8309EC 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications