參數(shù)資料
型號: MPC8309CVMADFCA
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 266 MHz, RISC PROCESSOR, PBGA489
封裝: 19 X 19 MM, 1.61 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, PLASTIC, MAPBGA-489
文件頁數(shù): 38/81頁
文件大?。?/td> 484K
代理商: MPC8309CVMADFCA
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1
Freescale Semiconductor
43
I2C
The following figure provides the AC test load for the I2C.
Figure 32. I2C AC Test Load
The following figure shows the AC timing diagram for the I2C bus.
Figure 33. I2C Bus AC Timing Diagram
Fall time of both SDA and SCL signals
tI2CF
20 + 0.1 CB4
300
ns
Setup time for STOP condition
tI2PVKH
0.6
s
Bus free time between a STOP and START condition
tI2KHDX
1.3
s
Noise margin at the LOW level for each connected device (including
hysteresis)
VNL
0.1
OVDD
—V
Noise margin at the HIGH level for each connected device (including
hysteresis)
VNH
0.2
OVDD
—V
Notes:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tI2DVKH symbolizes I2C timing (I2)
with respect to the time data input signals (D) reach the valid state (V) relative to the tI2C clock reference (K) going to the high
(H) state or setup time. Also, tI2SXKL symbolizes I2C timing (I2) for the time that the data with respect to the start condition
(S) went invalid (X) relative to the tI2C clock reference (K) going to the low (L) state or hold time. Also, tI2PVKH symbolizes I2C
timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the tI2C clock
reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate
letter: R (rise) or F (fall).
2. MPC8309 provides a hold time of at least 300 ns for the SDA signal (referred to the VIH(min) of the SCL signal) to bridge the
undefined region of the falling edge of SCL.
3. The maximum tI2DVKL has only to be met if the device does not stretch the LOW period (tI2CL) of the SCL signal.
4. CB = capacitance of one bus line in pF.
Table 44. I2C AC Electrical Specifications (continued)
All values refer to VIH (min) and VIL (max) levels (see Table 43).
Parameter
Symbol1
Min
Max
Unit
Output
Z0 = 50
OVDD/2
RL = 50
Sr
S
SDA
SCL
tI2CF
tI2SXKL
tI2CL
tI2CH
tI2DXKL
tI2DVKH
tI2SXKL
tI2SVKH
tI2KHKL
tI2PVKH
tI2CR
tI2CF
PS
相關(guān)PDF資料
PDF描述
MPC8309CVMAHFCA 32-BIT, 417 MHz, RISC PROCESSOR, PBGA489
MPC8313EVRAFF 32-BIT, 333 MHz, MICROPROCESSOR, PBGA516
MPC8313EVRAGD 32-BIT, 400 MHz, MICROPROCESSOR, PBGA516
MPC8313EZQAGDB 32-BIT, 400 MHz, MICROPROCESSOR, PBGA516
MPC8313VRAFF 32-BIT, 333 MHz, MICROPROCESSOR, PBGA516
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8309CVMAFDC 制造商:Freescale Semiconductor 功能描述:E300 MP EXT TMP 333 - Trays
MPC8309CVMAFDCA 功能描述:微處理器 - MPU E300 MP ext tmp 333 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8309CVMAGDCA 功能描述:微處理器 - MPU E300 MP EXT TMP RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8309CVMAHFCA 功能描述:微處理器 - MPU 417/333/233 MP ext tmp RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8309EC 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications