參數(shù)資料
型號(hào)： MPC755CRX400LE
廠商： Motorola, Inc.
英文描述： RISC Microprocessor Hardware Specifications
中文描述： RISC微處理器硬件規(guī)格
文件頁(yè)數(shù)： 14/56頁(yè)
文件大?。?/td> 1652K
代理商： MPC755CRX400LE
MPC755 RISC Microprocessor Hardware Specifications, Rev. 6.1
14
Freescale Semiconductor
Electrical and Thermal Characteristics
Figure 3
provides the SYSCLK input timing diagram.
Figure 3. SYSCLK Input Timing Diagram
4.2.2
Processor Bus AC Specifications
Table 9
provides the processor bus AC timing specifications for the MPC755 as defined in
Figure 4
and
Figure 6
.
Timing specifications for the L2 bus are provided in
Section 4.2.3, “L2 Clock AC Specifications
.”
Table 9. Processor Bus Mode Selection AC Timing Specifications
1
At recommended operating conditions (see
Table 3
)
Parameter
Symbol
2
All Speed Grades
Unit
Notes
Min
Max
Mode select input setup to HRESET
t
MVRH
8
—
t
sysclk
3, 4, 5,
6, 7
HRESET to mode select input hold
t
MXRH
0
—
ns
3, 4, 6,
7, 8
Notes:
1. All input specifications are measured from the midpoint of the signal in question to the midpoint of the rising edge of the input SYSCLK. All
output specifications are measured from the midpoint of the rising edge of SYSCLK to the midpoint of the signal in question. All output timings
assume a purely resistive 50-
load (see
Figure 5
). Input and output timings are measured at the pin; time-of-flight delays must be added
for trace lengths, vias, and connectors in the system.
2. The symbology used for timing specifications herein follows the pattern of t
(signal)(state)(reference)(state)
for inputs and t
(reference)(state)(signal)(state)
for outputs. For example, t
IVKH
symbolizes the time input signals (I) reach the valid state (V) relative to the SYSCLK reference (K) going to
the high (H) state or input setup time. And t
KHOV
symbolizes the time from SYSCLK (K) going high (H) until outputs (O) are valid (V) or output
valid time. Input hold time can be read as the time that the input signal (I) went invalid (X) with respect to the rising clock edge (KH)—note
the position of the reference and its state for inputs—and output hold time can be read as the time from the rising edge (KH) until the output
went invalid (OX).
3. The setup and hold time is with respect to the rising edge of HRESET (see
Figure 4
).
4. This specification is for configuration mode select only. Also note that the HRESET must be held asserted for a minimum of 255 bus clocks
after the PLL-relock time during the power-on reset sequence.
5. t
sysclk
is the period of the external clock (SYSCLK) in ns. The numbers given in the table must be multiplied by the period of SYSCLK to
compute the actual time duration (in ns) of the parameter in question.
6. Mode select signals are BVSEL, L2VSEL, PLL_CFG[0:3], and TLBISYNC.
7. Guaranteed by design and characterization.
8. Bus mode select pins must remain stable during operation. Changing the logic states of BVSEL or L2VSEL during operation will cause the
bus mode voltage selection to change. Changing the logic states of the PLL_CFG pins during operation will cause the PLL division ratio
selection to change. Both of these conditions are considered outside the specification and are not supported. Once HRESET is negated the
states of the bus mode selection pins must remain stable.
SYSCLK
VM
VM
VM
KV
IH
KV
IL
VM = Midpoint Voltage (OV
DD
/2)
t
SYSCLK
t
KR
t
KF
t
KHKL
相關(guān)PDF資料
PDF描述
MPC755 RISC Microprocessor Hardware Specifications
MPC755BRX300LE RISC Microprocessor Hardware Specifications
MPC755BPX300LE RISC Microprocessor Hardware Specifications
MPC8240EC Integrated Processor Hardware Specifications
MPC8240 32-Bit Microprocessor(32位微處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC755CRX400TE 功能描述:微處理器 - MPU GF RV2.84A-40C 360CBGA RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC755CVT350LE 功能描述:微處理器 - MPU GF RV2.8,4A,105C,6W RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC755CVT400LE 功能描述:微處理器 - MPU GF RV2.84A105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC76 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Metal Plate Cement Resistors
MPC76-0.05HK 制造商:FUKUSHIMA 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*