
MPC561/MPC563 Reference Manual, Rev. 1.2
Index-14
Freescale Semiconductor
MIOS14SR0 interrupt status register 
17-66MIOS14SR1 interrupt status register 
17-67MIOS14TPCR test and signal control register 
17-14MIOS14TVECT vector register 
17-14MIOS14VNR module and version number
MISC counter register (MISCNT) 
20-6MMCSMCNT MMCSM up-counter register 
17-23MMCSMML MMCSM modulus latch register 
17-24MMCSMSCR MMCSM status/control register 
17-24MMSCM status/control register duplicated
module configuration (QADC64E) 
13-8MPIOSMDDR MPIOSM data direction register 
17-63MPIOSMDR MPIOSM data register 
17-62MPWMCNTR MPWMSM counter register 
17-58MPWMPERR MPWMSM period register 
17-57MPWMPULR MPWMSM pulse width register 
17-58MPWMSCR MPWMSM status/control register 
17-58pads module configuration register (PDMCR) 
2-22pads module configuration register 2 (PDMCR2) 
2-23pending interrupt request register (UIPEND) 
12-8periodic interrupt status and control register
periodic interrupt timer count register (PITC) 
6-45periodic interrupt timer register (PITR) 
6-45PLL, low power, and reset control register
port A data register (PORTQA) 
13-13port B data register (PORTQB) 
13-13processor version register (PVR) 
3-25QADC64E module configuration (QADCMCR) 
14-8QADC64E PORTQA Port A data register 
14-13QADC64E PORTQA port A data register 
13-13READI data trace attribute 1 register (DTA1) 
24-17READI data trace attribute 2 register (DTA2) 
24-17READI development control register (DC) 
24-10READI device ID register (DID) 
24-9READI mode control register (MC) 
24-11READI ownership trace register (OTR) 
24-8READI read/write access register (RWA) 
24-13READI upload/download information register
READI user base address register (UBA) 
24-12real-time clock alarm register (RTCAL) 
6-44real-time clock register (RTC) 
6-43real-time clock status and control register (RTCSC) 
6-42reset status register (RSR) 
7-5SGPIO control register (SGPIOCR) 
6-48SGPIO data register 1 (SGPIODT1) 
6-46SGPIO data register 2 (SGPIODT2) 
6-47SIU interrupt edge level register (SIEL) 
6-35SIU interrupt mask registers (SIMASK) 
6-33SIU interrupt vector register (SIVEC) 
6-35SIU module configuration register (SIUMCR) 
6-25software service register (SWSR) 
6-38unsupported registers, 
3-44system clock and reset control register (SCCR) 
8-30system protection control register (SYPCR) 
6-37time base control and status register (TBSCR) 
6-42time base reference registers (TBREF0 and
time base SPR (TBSPR) 
6-40TOUCAN control register (CANCTRL0) 
16-27TOUCAN control register 0 (CANCTRL0) 
16-27TOUCAN control register 1 (CANCTRL1) 
16-28TOUCAN control register 2 (CANCTRL2) 
16-30TOUCAN error and status register (ESTAT) 
16-33TOUCAN error counters 
16-36TOUCAN free running timer (TIMER) 
16-31TOUCAN interrupt configuration register
TOUCAN interrupt flag register (IFLAG) 
16-36TOUCAN interrupt mask register (IMASK) 
16-35TOUCAN module configuration register
TOUCAN prescaler divide register (PRESDIV) 
16-29TOUCAN receive buffer 14 mask registers 
16-32TOUCAN receive buffer 15 mask registers 
16-33TOUCAN receive global mask registers 
16-31TPU channel interrupt enable register (CIER) 
19-15TPU channel interrupt status register (CISR) 
19-19TPU channel priority register (CPR) 
19-18TPU development support control register
TPU function select register (CFSR) 
19-15TPU host sequence register (HSQR) 
19-16TPU host service request register (HSRR) 
19-17TPU interrupt configuration register (TICR) 
19-14TPU module configuration register (TPUMCR) 
19-11