- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17039 > MPC5534EVBE (Freescale Semiconductor)BOARD EVAL FOR MPC5534 PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC5534EVBE |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 53/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR MPC5534 |
| 產(chǎn)品培訓(xùn)模塊： | MPC55xx PitchPak Family |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | MPC5534 |
| 所含物品： | 評(píng)估板和演示軟件 |
| 相關(guān)產(chǎn)品： | MPC5554MZP132R2-ND - IC MCU 2M FLASH 132MHZ 416-PBGA MPC5554MZP132-ND - IC MCU 2M FLASH 132MHZ 416-PBGA MPC5554MVR132R2-ND - IC MCU 2M FLASH 132MHZ 416-PBGA MPC5554MVR132-ND - IC MCU 2M FLASH 132MHZ 416-PBGA MPC5554AZP132-ND - IC MPU 2M FLASH 132MHZ 416-PBGA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當(dāng)前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Revision History for the MPC5534 Data Sheet
MPC5534 Microcontroller Data Sheet, Rev. 6
Freescale Semiconductor
57
Table 17, Pad AC Specifications, and Table 18, Derated Pad AC Specifications: The changes are identical in the tables.
Footnote 1, deleted ‘FSYS = 80 MHz’
Footnote 2, changed from ‘tested’ to ‘(not tested).’
Footnote 3, changed from ‘Out delay. . .’ to ‘The output delay. . .’,
Changed from ‘ Add a maximum of one system clock to the output delay to get the output delay with respect to
the system clock‘ to ‘To calculate the output delay with respect to the system clock, add a maximum of one system
clock to the output delay.’
Footnote 4: changed ‘Delay’ to ‘The output delay.’
Footnote 5: deleted ‘before qualification.’
Changed from ‘This parameter is supplied for reference and is not guaranteed by design and not tested’ to ‘This
parameter is supplied for reference and is guaranteed by design and tested.’
Table 20, JTAG Pin AC Electrical Characteristics:
Footnote 1, deleted: ‘, and CL = 30 pF with DSC = 0b10, SRC = 0b11’
Footnote 1, changed ‘functional’ to ‘Nexus.’
Table 21, Nexus Debug Port Timing.
Changed Spec 12, TCK Low to TDO Data Valid: Changed ‘VDDE = 3.0 to 3.6 volts’ maximum value in column 4
from 9 to 10. Now reads ‘VDDE = 3.0–3.6 V’ with a max value of 10.
Table 22, Bus Operation Timing:
External Bus Frequency: Added footnote that reads: Speed is the nominal maximum frequency. Max speed is
the maximum speed allowed including frequency modulation (FM). 42 MHz parts allow for 40 MHz system clock
+ 2% FM; 68 MHz parts allow for 66 MHz system clock + 2% FM, and 82 MHz parts allow for
80 MHz system clock + 2% FM.
Spec 1: Changed the system frequency columns from 40, 56, and 66 MHz to 20, 33, and 40 MHz. Changed the
values in Min. columns: 20 MHz from 25 to 24.4; 33 MHz from 17.9 to 17.5, and 40 MHz from 15.2 to 14.9.
Specs 5 and 6: CLKOUT positive edge to output signals invalid of high: Corrected format to show the bus timing
values for various frequencies with EBTS bit = 0 and EBTS bit = 1.
Specs 5 and 6: Changed the following calibration signals: CAL_ADDR[8:30] to CAL_ADDR[10:30], and
CAL_WE/BE[0:1] to CAL_WE[0:1]. Deleted TEA.
Specs 7 and 8: Changed the following calibration signals: CAL_ADDR[8:30] to CAL_ADDR[10:30]. Deleted TEA.
BDIP, OE, RD_WR, and WE/BE[0:1]. CAL_CS[0, 2:3], CAL_OE, CAL_RD_WR, and CAL_WE/BE[0:1].
Table 23, External Interrupt Timing:
Footnote 1: Changed ‘VDDEH = 3.0–5.5;’ to ‘VDDEH = 3.0–5.25;’
Footnote 1: Deleted ‘FSYS = 80 MHz.’,‘VDD = 1.35–1.65 V’, ‘VDD33 and VDDSYN = 3.0–3.6 V.’ and
‘ and CL = 200 pF with SRC = 0b11.’
Deleted second figure after table ‘External Interrupt Setup Timing.’
Table 24, eTPU Timing
Footnote 1: Changed ‘VDDEH = 3.0–5.5;’ to ‘VDDEH = 3.0–5.25;’
Footnote 1: Deleted ‘FSYS = 80 MHz.’, ‘VDD = 1.35–1.65 V’, ‘VDD33 and VDDSYN = 3.0–3.6’ and
‘a(chǎn)nd CL = 200 pF with SRC = 0b11.’
Deleted second figure, ‘eTPU Input/Output Timing’ after this table.
Added Footnote 2: ‘This specification does not include the rise and fall times. When calculating the minimum
eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad
configuration registers (PCR).’
Table 30. Table and Figure Changes Between Rev. 3.0 and 4.0 (continued)
Location
Description of Changes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC8313E-RDBB | BOARD CPU 8313E VER 2.1 |
| STD12W-T | WIRE & CABLE MARKERS |
| STD12W-X | WIRE & CABLE MARKERS |
| STD12W-F | WIRE & CABLE MARKERS |
| STD12W-G | WIRE & CABLE MARKERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC5534EVBE | 制造商:Freescale Semiconductor 功能描述:MPC55xx Evaluation Board |
| MPC5534EVBGHS | 功能描述:開發(fā)軟件 GREEN HILLS SW CONTENT M RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| MPC5534EVBISYS | 功能描述:開發(fā)軟件 ISYSTEMS CONTENT MPC5534 RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| MPC5534MVF40 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5534MVF40R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。