LOGIC COMMANDS AND REGISTERS Figure 29. SP" />
參數(shù)資料
型號(hào)： MM908E621ACDWBR2
廠商： Freescale Semiconductor
文件頁數(shù)： 39/60頁
文件大小： 0K
描述： IC SW QUAD HB/TRPL HISID 54-SOIC
標(biāo)準(zhǔn)包裝： 1,000
應(yīng)用： 自動(dòng)鏡像控制
核心處理器： HC08
程序存儲(chǔ)器類型： 閃存（16 kB）
控制器系列： 908E
RAM 容量： 512 x 8
接口： SCI，SPI
輸入/輸出數(shù)： 12
電源電壓： 9 V ~ 16 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 54-BSSOP（0.295"，7.50mm 寬）裸露焊盤
包裝： 帶卷 (TR)
供應(yīng)商設(shè)備封裝： 54-SOICW-EP
Analog Integrated Circuit Device Data
44
Freescale Semiconductor
908E621
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Figure 29. SPI Protocol
During the inactive phase of SS, the new data transfer
will be prepared. The falling edge on the SS line,
indicates the start of a new data transfer (framing), and
puts MISO in the low impedance mode. The first valid
data are moved to MISO with the rising edge of SPSCK.
The MOSI, MISO will change data on a rising edge of
SPSCK.
The MOSI, MISO will be sampled on a falling edge of
SPSCK.
The data transfer is only valid, if exactly 16 sample clock
edges are present in the active phase of SS.
After a write operation, the transmitted data will be
latched into the register by the rising edge of SS.
Register read data is internally latched into the SPI at
the time when the parity bit is transferred
SS high will force MISO to high-impedance
Master Address Byte
A4 - A0
Includes the address of the desired register.
R/W
Includes the information, if it is a read or a write operation.
If R/W = 1 (read operation), the second byte of master
contains no valid information, and the slave just
transmits back register data.
If R/W = 0 (write operation), the master sends data to be
written in the second byte, the slave sends concurrently
contents of selected register prior to write operation,
and the write data is latched in the SMARTMOS
registers on rising edge of SS.
Parity P
Completes the total number of 1 bits of (R/W,A[4-0]) to an
even number. e.g. (R/W,A[4-0]) = 100001 -> P0 = 0.
The parity bit is only evaluated during a write operations
and ignored for read operations.
Bit X
Not used
Master Data Byte
This byte includes data to be written, or no valid data,
during a read operation.
Slave Status Byte
This byte always includes the contents of the system
status register ($0C), independent if it is a write or read
operation, or which register was selected.
Slave Data Byte
This byte includes the contents of selected register, during
a write operation, it includes the register content prior to the
write operation.
SPI REGISTER OVERVIEW
Table 12 summarizes the SPI Register addresses and the
bit names of each register.
S7
S6
S5
S4
S3
S2
S1
S0
R/W
A4
A3
A2
A1
A0
P
X
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
System Status Register
Read/Write, Address, Parity
Data (Register write)
Data (Register read)
Rising edge of SPSCK
Change MISO/MOSI
Output
Falling edge of SPSCK
Sample MISO/MOSI
Input
Slave latch
register address
Slave latch
data
SS
MOSI
MISO
SPSCK
相關(guān)PDF資料
PDF描述
MM908E622ACEK IC HALF-BRIDGE QUAD 54-SOIC
MM908E624ACEWR2 IC SWITCH TRPL HI MCU/LIN 54SOIC
MM908E625ACDWB IC QUAD HALF BRDG MCU/LIN 54SOIC
MM908E626AVDWB IC STEPPER MOTOR DRIVER 54-SOIC
MM912F634BV1AER2 IC MCU 16BIT 32KB FLASH 48LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MM908E621ACPEK 功能描述:8位微控制器 -MCU QUAD H-B/3-HS W/MCU & LI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MM908E621ACPEKR2 功能描述:8位微控制器 -MCU QUAD HB AND TRIPLE HS RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MM908E622 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-Bridge, Triple High-Side and EC Glass Driver with Embedded MCU and LIN for High End Mirror
MM908E622_08 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-bridge, Triple High Side and EC Glass Driver with Embedded MCU and LIN for High End Mirror
MM908E622ACDR2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-Bridge, Triple High-Side and EC Glass Driver with Embedded MCU and LIN for High End Mirror
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*