- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26831 > ML6510CQ-80 (FAIRCHILD SEMICONDUCTOR CORP) PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC44 PDF資料下載
參數(shù)資料
| 型號(hào)： | ML6510CQ-80 |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁(yè)數(shù)： | 18/18頁(yè) |
| 文件大?。?/td> | 150K |
| 代理商： | ML6510CQ-80 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)
ML6510
REV. 1.0 10/25/2000
9
PHASE
DETECTOR
÷(M + 1)
[
÷1 TO 64]
LOOP
FILTER
VCO
80-160 MHz
÷2R
MAXIMUM
DELAY
1
0
CM BIT
÷(N + 1)
[
÷1 TO ÷128]
CLKINH
CLKINL
CS BIT
TTL TO ECL
1
0
SYS_CLK
TO DESKEW BUFFERS
ECL INPUT BUFFER
1
0
TEST
RCLKH
RCLKL
Example: Generating a 2x clock input frequency = 33 MHz
Set R = 01 (output range 40 – 80 MHz), N = 5 (0000101),
M = 2 (000010), M/S = 0
ff
N
M
MHz
VCO
REF
R
=×
+
()×
+
()
=×
×
=
12
1
33
62
3
132
1
fOUT = fVCO/2R = 132 MHz/21 = 66 MHz
Example: Generating a 1x clock Input frequency = 66 MHz
Set R = 01 (output range 40–80 MHz), set M = 0
(000000), N = 0 (0000000), M/S = 0
f
MHz
VCO =×
×
=
66
12
1
132
1
fOUT = fVCO/2R = 132 MHz/21 = 66 MHz
For doing frequency multiplication and division, keep
M 2 and N 2 for the lowest skew between input
clock and output clock. Several configurations for doing
frequency multiplication and division are included in the
8 configurations stored in the on-chip ROM (see
PROGRAMMING the ML6510).
Figure 3. ML6510 Clock Generation Block Diagram.
input clock and output clocks. It can thus generate a 2x
or 4x or 0.5x frequency multiplication or division from
input to output (e.g. 33 MHz input, 66 MHz output or 66
MHz input, 33 MHz output, etc.). It also can generate a
1x frequency output. The VCO frequency is defined by:
ff
N
M
VCO
REF
R
=×
+
()×
+
()
12
1
and the output frequency is still given by:
fOUT = fVCO/2R
R1
R0
INPUT/OUTPUT RANGE
0
80-130 MHz
0
1
40–80 MHz
1
0
20–40 MHz
1
10–20 MHz
Note: R implies R1, R0; for -80 version, Not valid: Defaults to R = 01
The VCO still must remain in the range 80–160 MHz, and
the minimum phase detector input frequency is 625kHz =
(80 MHz/128). Thus the product of (N + 1) and 2R should
be limited to 128:
(N + 1) x 2R - 128
to make sure that the
phase detector inputs
remain above the minimum
frequency.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML6516241CR | BICMOS SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| ML6516244CT | QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| ML6516444CR | BICMOS SERIES, 16-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| ML65244CS | DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20 |
| ML65245CK | TTL/H/L SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML6516244 | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
| ML6516244CR | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
| ML6516244CT | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
| ML6518 | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:18 Line Hot-Insertable Active SCSI Terminator |
| ML6518CH | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。