- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359159 > MDS212 (Zarlink Semiconductor Inc.) 12-Port 10/100Mbps Ethernet Switch PDF資料下載
參數(shù)資料
| 型號： | MDS212 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 12-Port 10/100Mbps Ethernet Switch |
| 中文描述： | 12端口10/100Mbps以太網(wǎng)交換機(jī) |
| 文件頁數(shù)： | 42/111頁 |
| 文件大小： | 1609K |
| 代理商： | MDS212 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
MDS212
Data Sheet
42
Zarlink Semiconductor Inc.
Note:
In unmanaged mode, the primary device may be the Master or the Slave. The master device is the bus
master (controls the bus), while the other device is a slave device.
10.1.5 Input/output Mapped Interface
The systems’ external CPU accesses the switch devices’ local memory using single-read/write or burst- read/write
I/O cycles. Burst I/O operations with auto address incrementing uses a 32-byte write data buffer and a 32-byte
cache read data buffer.
10.1.6 Interrupt Request
The CPU Interface accepts an Interrupt Request (IRQ) from each device connected to the interface, and supports
centralized interrupt arbitration and vector response. The interrupt output is an open-drain option with
programmable polarity.
10.2 Control Bus Cycle Waveforms
Figure 12 - Control Bus I/O and Flash Bus Access Operations
10.3 The CPU Interface in Unmanaged Mode
In unmanaged mode, the HISC processor of the Master device communicates with the slave device as a CPU
function. Three registers and one flag are used to communicate between the HISC processor and the CPU
Interface.
10.3.1 Arbiter
The arbiter of the XpressFlow MDS212 is an internal logic device used to determine which device will function as
the master device. The connections between the master device, slave device, and the CPU are used for debugging
purposes only (see Figure 13).
During Power On/Reset, the bootstrap pin, BS_PSD, determines which device will be the primary and activates the
arbiter of that device. At most, three devices, two MDS212 devices and one CPU, can operate on the CPU
Interface at the same time.
P_CLK
P_ADS#
P_RDY#
P_A[10:1]
P_BRDY#
P_BLAST#
one-wait state
wait Read Read
Read
Read
wait
wait
Read
Read cycle = 8 clks
Write cycle
Burst
Read cycle
Sample
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MDS212CG | 12-Port 10/100Mbps Ethernet Switch |
| MDS213 | 12-Port 10/100Mbps + 1Gbps Ethernet Switch |
| MDS213CG | 12-Port 10/100Mbps + 1Gbps Ethernet Switch |
| MDS220 | Analog IC |
| MDS221 | Analog IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MDS212CG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:12-Port 10/100Mbps Ethernet Switch |
| MDS213 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:12-Port 10/100Mbps + 1Gbps Ethernet Switch |
| MDS213CG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:12-Port 10/100Mbps + 1Gbps Ethernet Switch |
| MDS217 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| MDS-21E09 | 制造商:ITT Interconnect Solutions 功能描述:BACKSHELL - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。