I2C BUS DATA" />
參數(shù)資料
型號(hào): MCP40D19T-503E/LT
廠商: Microchip Technology
文件頁(yè)數(shù): 2/43頁(yè)
文件大?。?/td> 0K
描述: IC DGTL POT 50K 128TAPS SC70-5
標(biāo)準(zhǔn)包裝: 1
接片: 128
電阻(歐姆): 50k
電路數(shù): 1
溫度系數(shù): 標(biāo)準(zhǔn)值 150 ppm/°C
存儲(chǔ)器類(lèi)型: 易失
接口: I²C
電源電壓: 1.8 V ~ 5.5 V
工作溫度: -40°C ~ 125°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 6-TSSOP(5 引線(xiàn)),SC-88A,SOT-353
供應(yīng)商設(shè)備封裝: SC-70-5
包裝: 標(biāo)準(zhǔn)包裝
產(chǎn)品目錄頁(yè)面: 674 (CN2011-ZH PDF)
其它名稱(chēng): MCP40D19T-503E/LTDKR
MCP40D17/18/19
DS22152B-page 10
2009 Microchip Technology Inc.
TABLE 1-2:
I2C BUS DATA REQUIREMENTS (SLAVE MODE)
I2C AC Characteristics
Standard Operating Conditions (unless otherwise specified)
Operating Temperature
–40
°C ≤ T
A ≤ +125°C (Extended)
Operating Voltage VDD range is described in AC/DC characteristics
Parame-
ter No.
Sym
Characteristic
Min
Max
Units
Conditions
100
THIGH
Clock high time
100 kHz mode
4000
ns
1.8V-5.5V
400 kHz mode
600
ns
2.7V-5.5V
101
TLOW
Clock low time
100 kHz mode
4700
ns
1.8V-5.5V
400 kHz mode
1300
ns
2.7V-5.5V
102A (5)
TRSCL
SCL rise time
100 kHz mode
1000
ns
Cb is specified to be from
10 to 400 pF
400 kHz mode
20 + 0.1Cb
300
ns
102B (5)
TRSDA
SDA rise time
100 kHz mode
1000
ns
Cb is specified to be from
10 to 400 pF
400 kHz mode
20 + 0.1Cb
300
ns
103A (5)
TFSCL
SCL fall time
100 kHz mode
300
ns
Cb is specified to be from
10 to 400 pF
400 kHz mode
20 + 0.1Cb
40
ns
103B (5)
TFSDA
SDA fall time
100 kHz mode
300
ns
Cb is specified to be from
10 to 400 pF
400 kHz mode
20 + 0.1Cb
300
ns
106
THD:DAT
Data input hold
time
100 kHz mode
0
ns
1.8V-5.5V, Note 6
400 kHz mode
0
ns
2.7V-5.5V, Note 6
107
TSU:DAT
Data input
setup time
100 kHz mode
250
ns
400 kHz mode
100
ns
109
TAA
Output valid
from clock
100 kHz mode
3450
ns
400 kHz mode
900
ns
110
TBUF
Bus free time
100 kHz mode
4700
ns
Time the bus must be free
before a new transmission
can start
400 kHz mode
1300
ns
TSP
Input filter spike
suppression
(SDA and SCL)
100 kHz mode
50
ns
Philips Spec states N.A.
400 kHz mode
50
ns
Note 1:
As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region
(min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
2:
A fast-mode (400 kHz) I2C-bus device can be used in a standard-mode (100 kHz) I2C-bus system, but the
requirement tsu; DAT
≥ 250 ns must then be met. This will automatically be the case if the device does not
stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal,
it must output the next data bit to the SDA line
TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I2C bus specification) before
the SCL line is released.
3:
The MCP40D18/MCP40D19 device must provide a data hold time to bridge the undefined part between
VIH and VIL of the falling edge of the SCL signal. This specification is not a part of the I2C specification, but
must be tested in order to guarantee that the output data will meet the setup and hold specifications for the
receiving device.
4:
Use Cb in pF for the calculations.
5:
Not Tested.
6:
A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do
not unintentionally create a Start or Stop condition.
相關(guān)PDF資料
PDF描述
MS27473P16A6P CONN PLUG 6POS STRAIGHT W/PINS
MS27468P13A4S CONN RCPT 4POS JAM NUT W/SCKT
MS27656T23A35PA CONN RCPT 100POS WALL MNT W/PINS
MCP40D17T-502E/LT IC DGTL POT 5K 128TAPS SC70-6
MS27656E23A35PA CONN RCPT 100POS WALL MNT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCP-410-00006-0N 制造商:Supermicro Computer Inc 功能描述:SCREW BAG 100 PCS-LABEL FOR 2.5 IN TRAY - Bulk
MCP-410-00006-0N/SINGLE 制造商:Supermicro Computer Inc 功能描述:SCREW, SINGLE MCP-410-00006-0N - Bulk
MCP-410-00007-0N 制造商:Supermicro Computer Inc 功能描述:OPTIONAL BAG OF THE RAIL SCREWS - Bulk
MCP41010 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:Single/Dual Digital Potentiometer with SPI⑩ Interface
MCP41010E/P 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:Single/Dual Digital Potentiometer with SPI Interface