
5-20
MCF5307 User’s Manual
Background Debug Mode (BDM)
Unassigned command opcodes are reserved by Motorola. All unused command formats
within any revision level perform a NOP and return the illegal command response.
5.5.3.1 ColdFire BDM Command Format
All ColdFire Family BDM commands include a 16-bit operation word followed by an
optional set of one or more extension words, as shown in
Figure 5-16.Table 5-17. BDM Command Summary
Command
Mnemonic
Description
CPU
State1
1
General command effect and/or requirements on CPU operation:
- Halted. The CPU must be halted to perform this command.
- Steal. Command generates bus cycles that can be interleaved with bus accesses.
- Parallel. Command is executed in parallel with CPU activity.
Section
Command
(Hex)
Read A/D
register
RAREG
/
RDREG
Read the selected address or data register and
return the results through the serial interface.
Halted
0x218 {A/D,
Reg[2:0]}
Write A/D
register
WAREG
/
WDREG
Write the data operand to the specied address or
data register.
Halted
0x208 {A/D,
Reg[2:0]}
Read
memory
location
READ
Read the data at the memory location specied by
the longword address.
Steal
0x1900—byte
0x1940—word
0x1980—lword
Write
memory
location
WRITE
Write the operand data to the memory location
specied by the longword address.
Steal
0x1800—byte
0x1840—word
0x1880—lword
Dump
memory
block
DUMP
Used with READ to dump large blocks of memory.
An initial READ is executed to set up the starting
address of the block and to retrieve the rst result.
A DUMP command retrieves subsequent operands.
Steal
0x1D00—byte
0x1D40—word
0x1D80—lword
Fill memory
block
FILL
Used with WRITE to ll large blocks of memory. An
initial WRITE is executed to set up the starting
address of the block and to supply the rst operand.
A FILL command writes subsequent operands.
Steal
0x1C00—byte
0x1C40—word
0x1C80—lword
Resume
execution
GO
The pipeline is ushed and relled before resuming
instruction execution at the current PC.
Halted
0x0C00
No operation NOP
Perform no operation; may be used as a null
command.
Parallel
0x0000
Output the
current PC
SYNC
_PC
Capture the current PC and display it on the
PST/DDATA output pins.
Parallel
0x0001
Read control
register
RCREG
Read the system control register.
Halted
Write control
register
WCREG
Write the operand data to the system control
register.
Halted
Read debug
module
register
RDMREG
Read the debug module register.
Parallel
DRc[4:0]}
2
0x4 is a three-bit eld.
Write debug
module
register
WDMREG
Write the operand data to the debug module
register.
Parallel
Drc[4:0]}
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.