參數(shù)資料
型號： MC8641VU1500KE
廠商： Freescale Semiconductor
文件頁數(shù)： 40/130頁
文件大?。?/td> 0K
描述： IC MPU DUAL CORE E600 994FCCBGA
標準包裝： 1
系列： MPC86xx
處理器類型： 32-位 MPC86xx PowerPC
速度： 1.5GHz
電壓： 1.1V
安裝類型： 表面貼裝
封裝/外殼： 994-BCBGA，F(xiàn)CCBGA
供應商設備封裝： 994-FCCBGA（33x33）
包裝： 托盤
MPC8641 and MPC8641D Integrated Host Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
17
Input Clocks
4
Input Clocks
Table 7 provides the system clock (SYSCLK) DC specifications for the MPC8641.
4.1
System Clock Timing
Table 8 provides the system clock (SYSCLK) AC timing specifications for the MPC8641.
4.1.1
SYSCLK and Spread Spectrum Sources
Spread spectrum clock sources are an increasingly popular way to control electromagnetic interference
emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise
magnitude in order to meet industry and government requirements. These clock sources intentionally add
long-term jitter in order to diffuse the EMI spectral content. The jitter specification given in Table 8
considers short-term (cycle-to-cycle) jitter only and the clock generator’s cycle-to-cycle output jitter
Table 7. SYSCLK DC Electrical Characteristics (OVDD = 3.3 V ± 165 mV)
Parameter
Symbol
Min
Max
Unit
High-level input voltage
VIH
2OVDD + 0.3
V
Low-level input voltage
VIL
–0.3
0.8
V
Input current
(VIN
1 = 0 V or V
IN = VDD)
IIN
—±5
μA
Note:
1. Note that the symbol VIN, in this case, represents the OVIN symbol referenced in Table 1 and Table 2.
Table 8. SYSCLK AC Timing Specifications
At recommended operating conditions (see Table 2) with OVDD = 3.3 V ± 165 mV.
Parameter/Condition
Symbol
Min
Typical
Max
Unit
Notes
SYSCLK frequency
fSYSCLK
66
—
166.66
MHz
1
SYSCLK cycle time
tSYSCLK
6—
—
ns
—
SYSCLK rise and fall time
tKH, tKL
0.61.0
1.2ns
2
SYSCLK duty cycle
tKHK/tSYSCLK
40
—
60
%
3
SYSCLK jitter
—
150
ps
4, 5
Notes:
1. Caution: The MPX clock to SYSCLK ratio and e600 core to MPX clock ratio settings must be chosen such that the
resulting SYSCLK frequency, e600 (core) frequency, and MPX clock frequency do not exceed their respective
maximum or minimum operating frequencies. See Section 18.2, “MPX to SYSCLK PLL Ratio,” and Section 18.3,
“e600 to MPX clock PLL Ratio,” for ratio settings.
2. Rise and fall times for SYSCLK are measured at 0.4 V and 2.7 V.
3. Timing is guaranteed by design and characterization.
4. This represents the short term jitter only and is guaranteed by design.
5. The SYSCLK driver’s closed loop jitter bandwidth should be <500 kHz at –20 dB. The bandwidth must be set low to
allow cascade-connected PLL-based devices to track SYSCLK drivers with the specified jitter. Note that the
frequency modulation for SYSCLK reduces significantly for the spread spectrum source case. This is to guarantee
what is supported based on design.
相關PDF資料
PDF描述
MC908AB32CFUE IC MCU 8MHZ 32K FLASH 64-QFP
MC908AP64ACBE IC MCU 64K FLASH 8MHZ 42-SDIP
MC908AP64CFAE IC MCU 64K 8MHZ SPI 48-LQFP
MC908AS32ACFNE IC MCU 32K FLASH 8MHZ 52-PLCC
MC908AZ32ACFUE IC MCU 32K FLASH 8.4MHZ 64-QFP
相關代理商/技術參數(shù)
參數(shù)描述
MC8641VU1500N 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC867P 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC8704_1101297 制造商:Sierra Wireless 功能描述:3G MINI CARD 制造商:Sierra Wireless 功能描述:MC8704_1101297
MC8704_1101443 制造商:Sierra Wireless 功能描述:INTEGRATED RADIO / M2M UNIT
MC8705 制造商:SIERRA WIRELESS 功能描述:MINICARD 3G 4BAND HSPA+21 GPS 制造商:SIERRA WIRELESS 功能描述:MODULE, HSPA, GPS, MDM8200A, 3G, USB 制造商:SIERRA WIRELESS 功能描述:MODULE, HSPA, GPS, MDM8200A, 3G, USB; Frequency RF:2.1MHz; Module Interface:USB ;RoHS Compliant: Yes
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*