參數(shù)資料
MPC8641 and MPC8641D Integrated Host Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
107
Clocking
Binary value on LA[28:31] at power up
Note that there is no default for this PLL ratio; these signals must be pulled to the desired values. Also note
that the DDR data rate is the determining factor in selecting the MPX bus frequency, since the MPX
frequency must equal the DDR data rate.
18.3
e600 to MPX clock PLL Ratio
Table 69 describes the clock ratio between the platform and the e600 core clock. This ratio is determined
by the binary value of LDP[0:3], LA[27](cfg_core_pll[0:4] - reset config name) at power up, as shown in
18.4
Frequency Options
Table 68. MPX:SYSCLK Ratio
Binary Value of LA[28:31] Signals
MPX:SYSCLK Ratio
0000
Reserved
0001
Reserved
0010
2:1
0011
3:1
0100
4:1
0101
5:1
0110
6:1
0111
Reserved
1000
8:1
1001
9:1
Table 69. e600 Core to MPX Clock Ratio
Binary Value of LDP[0:3], LA[27] Signals
e600 core: MPX Clock Ratio
01000
2:1
01100
2.5:1
10000
3:1
11100
3.5:1
10100
4:1
01110
4.5:1
相關(guān)PDF資料
PDF描述
IDT70T651S8BFG IC SRAM 9MBIT 8NS 208FBGA
IDT70T3799MS133BBGI IC SRAM 9MBIT 133MHZ 324BGA
IDT70T651S12BFI IC SRAM 9MBIT 12NS 208FBGA
MC8641VU1250HB IC MPU SGL E600 CORE 994FCCBGA
IDT70T633S12BFI IC SRAM 9MBIT 12NS 208FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC8641VU1250J 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641VU1250K 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641VU1250N 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641VU1333G 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641VU1333H 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications