參數(shù)資料
型號(hào)： MC80C52CXXX-16
廠商： TEMIC SEMICONDUCTORS
元件分類(lèi)： 微控制器/微處理器
英文描述： 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40
文件頁(yè)數(shù)： 45/46頁(yè)
文件大?。?/td> 4720K
代理商： MC80C52CXXX-16
98
42023G–SAM–03/2014
ATSAM4L8/L4/L2
8.11.8
Chip Erase Typical Procedure
The chip erase operation is triggered by writing a one in the CE bit in the Control Register
(CR.CE). This clears first all volatile memories in the system and second the whole flash array.
Note that the User page is not erased in this process. To ensure that the chip erase operation is
completed, check the DONE bit in the Status Register (SR.DONE). Also note that the chip erase
operation depends on clocks and power management features that can be altered by the CPU.
It is important to ensure that it is stopped. The recommended sequence is shown below:
1.
At power up, RESET_N is driven low by a debugger. The on-chip regulator holds the
system in a POR state until the input supply is above the POR threshold. The system
continues to be held in this static state until the internally regulated supplies have
reached a safe operating.
2.
PM starts, clocks are switched to the slow clock (Core Clock, System Clock, Flash
Clock, and any Bus Clocks that do not have clock gate control). Internal resets are
maintained due to the external reset.
– The debug port and access ports receives a clock and leave the reset state
3.
The debugger maintains a low level on TCK and release RESET_N.
– The SMAP asserts the core_hold_reset signal
4.
The Cortex-M4 core remains in reset state, meanwhile the rest of the system is
released.
5.
The Chip erase operation can be performed by issuing the SMAP Chip Erase com-
mand. In this case:
– volatile memories are cleared first
– followed by the clearing of the flash array
– followed by the clearing of the protected state
6.
After operation is completed, the device must be restarted by either controling
RESET_N or switching power off/on. Make sure that the TCK pin is high when releas-
ing RESET_N not to halt the core.
8.11.9
Setting the Protected State
This is done by issuing a specific flash controller command, for more information, refer to Sec-
Programming Typical Procedure” on page 97. The protected state is defined by a highly secure
Flash builtin mechanism. Note that for this programmation to propagate, it is required to reset
the device.
相關(guān)PDF資料
PDF描述
MR80C52EXXX-25/883 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44
MQ83C154XXX-12/883R 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQFP44
MC80C52CXXX-16P883 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40
MC80C32-12SBD 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40
MR83C154DCXXX-25P883 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC80D21000G 制造商:COR 功能描述:RN
MC80F0104 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80F0104B 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80F0104D 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80F0204 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*