- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371068 > MC74HCT244SD (Motorola, Inc.) Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs PDF資料下載
參數(shù)資料
| 型號(hào)： | MC74HCT244SD |
| 廠商： | Motorola, Inc. |
| 英文描述： | Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs |
| 中文描述： | 八路三態(tài)同相緩沖器/線路驅(qū)動(dòng)器/線接收器的輸入通道兼容輸入 |
| 文件頁數(shù)： | 3/7頁 |
| 文件大?。?/td> | 183K |
| 代理商： | MC74HCT244SD |
MC54/74HCT244A
High–Speed CMOS Logic Data
DL129 — Rev 6
3
MOTOROLA
Vin = VIL or VIH
Leakage Current
NOTES:
1. Information on typical parametric values along with frequency or heavy load considerations can be found in Chapter 2 of the Motorola High–
Speed CMOS Data Book (DL129/D).
2. Total Supply Current = ICC +
Σ
ICC.
Current
Current
Current (per Package)
lout = 0
μ
A
Iout = 0
μ
A
5 5
5.5
Maximum Quiescent Supply
Vin = VCC or GND
A
2.9
2.4
mA
AC ELECTRICAL CHARACTERISTICS
(VCC = 5.0 V
±
10%, CL = 50 pF, Input tr = tf = 6 ns)
Symbol
b l
Parameter
U i
Speed CMOS Data Book (DL129/D).
tPLH,
Maximum Propagation Delay, A to YA or B to YB
tPHZ
(Figures 2 and 4)
20
12
25 C
25
15
85 C
30
18
ns
ns
(Figures 2 and 4)
tPZH
Maximum Output Transition Time, Any Output
tPZL,
Maximum Propagation Delay, Output Enable to YA or YB
22
28
33
ns
CPD
Power Dissipation Capacitance (Per Enabled Output)*
* Used to determine the no–load dynamic power consumption: PD = CPD VCC2f + ICC VCC. For load considerations, see Chapter 2 of the
Motorola High–Speed CMOS Data Book (DL129/D).
bl d O
Typical @ 25
°
C, VCC = 5.0 V
55
pF
SWITCHING WAVEFORMS
Figure 1.
Figure 2.
3 V
GND
tf
tr
INPUT
A OR B
OUTPUT
YA OR YB
0.3 V
2.7 V
10%
190%
tTLH
tPLH
tPHL
tTHL
ENABLE
A OR B
OUTPUT Y
OUTPUT Y
1.3 V
1.3 V
1.3 V
90%
10%
tPZL
tPLZ
tPZH
tPHZ
3 V
GND
HIGH
IMPEDANCE
VOL
VOH
HIGH
IMPEDANCE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC74HCT273ADW | Octal D Flip-Flop with Common Clock and Reset with LSTTL-Compatible Inputs |
| MC74HCT273 | Octal D Flip-Flop with Common Clock and Reset with LSTTL-Compatible Inputs |
| MC74HCT273A | Octal D Flip-Flop with Common Clock and Reset with LSTTL-Compatible Inputs |
| MC74HCT273AN | Octal D Flip-Flop with Common Clock and Reset with LSTTL-Compatible Inputs |
| MC74HCT273ADW | Octal D Flip-Flop with Common Clock and Reset with LSTTL-Compatible Inputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC74HCT245ADT | 功能描述:總線收發(fā)器 5V Octal 3-State RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| MC74HCT245ADTG | 功能描述:總線收發(fā)器 5V Octal 3-State Non-Inverting Bus RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| MC74HCT245ADTR2 | 功能描述:總線收發(fā)器 5V Octal 3-State RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| MC74HCT245ADTR2G | 功能描述:總線收發(fā)器 5V Octal 3-State Non-Inverting Bus RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| MC74HCT245ADW | 功能描述:總線收發(fā)器 5V Octal 3-State RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。