參數(shù)資料
型號： MC68MH360CZQ25L
廠商： Freescale Semiconductor
文件頁數(shù)： 107/158頁
文件大?。?/td> 0K
描述： IC MPU QUICC 25MHZ 357-PBGA
標(biāo)準(zhǔn)包裝： 44
系列： M683xx
處理器類型： M683xx 32-位
速度： 25MHz
電壓： 5V
安裝類型： 表面貼裝
封裝/外殼： 357-BBGA
供應(yīng)商設(shè)備封裝： 357-PBGA（25x25）
包裝： 托盤
QMC Supplement
Table 2-11. CHAMR Bit Settings (Transparent Mode)
Field
Name
Description
0
MODE
Mode—Each channel has a programmable option whether to use transparent mode or HDLC
mode.
0 Transparent mode
1 HDLC mode
1
RD
Reverse data
0 The bit order will not be reversed, transmitting/receiving the LSB of each octet rst.
1 The bit order as seen on the channels is reversed, transmitting/receiving the MSB of each
octet rst.
2—
1
3
ENT
Enable transmit
0 Disable transmitter. If this bit is cleared and the channel’s transmitter is routed to a certain
time slot (within TSATTx, see Figure 2-3) the transmitter sends 1’s on this time slot.
1 The transmit portion of the channel is enabled and data is sent according to protocol and to
other control settings.
4
—
Reserved
5
SYNC
Synchronization—Controls synchronization of multichannel operation in transparent mode.
0 The rst byte is put in the rst available time slot or is read from the rst available time slot to
this logical channel.
1 The synchronization algorithm according to TRANSYNC is done.
6
RES
Reserved
7
POL
Enable polling—Enables the transmitter to poll the transmit BDs.
0 The CPM will not check the ready (R) bit in the transmit buffer descriptor.
1 The CPM will go check the ready (R) bit in the transmit buffer descriptor.
The user can use this bit to prevent unnecessary external bus cycles when checking the ready
bit (R) in the buffer descriptor. Software should always set POL at the beginning of a transmit
sequence of one or more frames. The RISC processor clears POL (0) when no more buffers are
ready in the transmit queue when it nds a buffer descriptor with the R bit cleared (0), that is, at
the end of a frame or at the end of a multiframe transmission. To prevent deadlock, software
should prepare the new BD, or multiple BDs, and set (1) the ready (R) bit in the BD before setting
(1) POL.
Note that the CPM automatically clears this bit; the user should never try to clear this bit in
software.
8–9
—
0
10–11
—
Reserved
12–15
—
0
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68P11E1CFNE2R IC MCU 8BIT 52-PLCC
MC68SEC000AA16R2 IC MPU 32BIT 16 MHZ 64-QFP
MC705C8ACPE IC MCU 4MHZ 8K OTP 40-DIP
MC705L16CFUE IC MCU 8BIT EPROM 80-QFP
MC705X32VFUE IC MCU 8BIT 32K FLASH 64-QFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360EM25L 功能描述:IC MPU QUICC ETHER 25MHZ 240FQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤
MC68MH360EM33K 制造商:Motorola Inc 功能描述:
MC68MH360EM33L 功能描述:IC MPU QUICC ETHER 33MHZ 240FQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤
MC68MH360FE33E 制造商:Motorola Inc 功能描述:
MC68MH360RC25L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*