- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45215 > MC68LC302PU16VCT (MOTOROLA INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68LC302PU16VCT |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100 |
| 文件頁數(shù)： | 87/128頁 |
| 文件大?。?/td> | 641K |
| 代理商： | MC68LC302PU16VCT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁當(dāng)前第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
ETHERNET Controller
4-22
MC68EN302 REFERENCE MANUAL
MOTOROLA
Receive Frame Status
— Generates the M, LG, NO, SH, CR, OV and CL status fields which are written into
the end of frame receive buffer descriptor to provide status on the reception of the
frame. The definition of these fields is based on the Layer Management section of
the 802.3 standard.
The serial interface consists of TCLK, TENA, TX, RCLK, RENA, RX and CLSN. The polarity
of the TENA, TX, RENA, RX and CLSN signals is positive (1 or asserted = Voh or Vih). Zero
or more RCLK cycles are required following the deassertion of RENA at the end of a receive
frame. Logic in this module will detect end of receive frame condition and switch in TCLK if
necessary to complete flushing the frame through the receive data path and into the receive
FIFO.
4.5.3 ETHERNET LOOPBACK
The transmit to receive loopback function is selected by the LOOP bit in the ECNFIG
register. While in the internal loopback mode, TENA will not assert. Any assertion of RENA
and CLSN will be ignored.
4.6 ETHERNET AR (ADDRESS RECOGNITION)
The MC68EN302 supports 64-entry internal address recognition with 48 bit address
matching for receive address filtering. Address Recognition memory is written as a normal
memory cycle. Note that unused entries in the AR memory map do not return DTACK if
accessed.
There are two modes for address recognition: perfect entries, and hash mode. The mode
selected determines the way in which memory is partitioned. When perfect-entry mode is
selected, the entire memory is devoted to storing addresses for 64 perfect matches. When
hash mode is selected, 8 bytes are used to store a logical address filter, and 372 bytes are
used to store addresses for 62 perfect matches.
In hash mode, a logical address filter mask is used which requires the processor to perform
final filtering. As the incoming data stream goes through the CRC Generator, once the 48th
bit of the destination address has passed this circuitry, the six most significant bits of the
CRC are sampled. Those 6 bits become an address which selects one of the 64 bits in the
logical address filter mask. If the mask bit selected is a “1”, the address matches and the
packet is accepted. When programming the hash table, the task of mapping a destination
address to one of 64 bit positions requires a computer program to generate the CRC codes
for the addresses desired. The 6 most significant bits of a given addresses’ CRC becomes
the pointer into that addresses’ hash table entry. For Ethernet, the CRC polynomial is
CRC32 or:
X32 + X26 + X23 + X22 + X16 + X12 + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + 1
There is no rule on what type of address can be used in which type of address matching
mode. Either physical or multicast addresses may be stored as either a perfect match or
hash table entries. If an address matches both a perfect entry and a hash entry, the perfect
entry takes precedence.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M68LC302CPU16VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68LC302PU20VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68302CPV16VC | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68LC302PU20VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68EN302CPV20BT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68LC302PU20CT | 功能描述:微處理器 - MPU 20MHz 2MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68LC302PU20VCT | 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| MC68LC302PU25CT | 功能描述:微處理器 - MPU 25MHz 2.5MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68LK332ACAG16 | 功能描述:32位微控制器 - MCU 32BIT MCU 2KRAM TPU QSM RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| MC68LK332ACAG16 | 制造商:Freescale Semiconductor 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。