參數(shù)資料
型號: MC68HC705V8FN
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68
封裝: PLASTIC, LCC-68
文件頁數(shù): 45/172頁
文件大?。?/td> 615K
代理商: MC68HC705V8FN
MOTOROLA
SECTION 15: MESSAGE DATA LINK CONTROLLER
Page 128
MC68HC705V8 Specification Rev. 2.1
15.6
MDLC PHYSICAL INTERFACE
All analog functions involved in transmitting and receiving from the J1850 bus are
performed by the Physical Interface. The Physical Interface serves to buffer the incoming
messages, wave-shape the messages being transmitted, and protect the MDLC from
transients occurring on the J1850 bus.
15.6.1
OUTLINE
The receiver analog comparator and transmitter drivers are included in the MDLC Physical
Interface and together are referred to as the "transceiver".
The transceiver provides a waveshaped 7V bus waveform in response to a timed logic
signal from the MUX Interface. The transceiver actively drives the bus high, and passively
lets an RC network pull the bus low. In order to achieve the 7V level necessary for the bus
signal, the transceiver uses a battery supply (VBATT) which is nominally 12V. The
transceiver also receives bus waveforms and provides the MUX Interface with unfiltered
input data
A low power mode of operation is automatically entered if the CPU executes a STOP or
WAIT instruction.
In the event that ground is lost, the transceiver senses this condition and releases the bus
by switching the LOAD pin to a high impedance instead of a low impedance to ground.The
transceiver also protects the MDLC by not passing on any standard disruptive or non-
disruptive signals seen on the bus to the rest of the MDLC.
The Physical Interface contains its own power-on reset circuit that is used to reset its
control circuitry whenever a power-on condition is detected.
See Figure 15-16 :
MDLC Physical Interface Outline for an example mechanization for
interfacing the MDLC module to the J1850 multiplex bus physical layer. Although this
example mechanization is designed to provide some transient protection beyond what the
Physical Interface
To CPU
Protocol Handler
MUX Interface
CPU Interface
Rx/Tx
Buffers
To J1850 Bus
MDLC
相關PDF資料
PDF描述
MC68HC705V8CB 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP56
MC68HC705X4DWR2 8-BIT, OTPROM, 2.2 MHz, MICROCONTROLLER, PDSO28
MC68HC05X4CDWR2 8-BIT, MROM, 2.2 MHz, MICROCONTROLLER, PDSO28
MC68HC708KH12FU 8-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP64
MC68HC708LN56PV 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP144
相關代理商/技術參數(shù)
參數(shù)描述
MC68HC706P6ACDW 制造商:Motorola Inc 功能描述:
MC68HC708MP16CFU 制造商:MAJOR 功能描述:
MC68HC711D3CFBE2 制造商:Freescale Semiconductor 功能描述:
MC68HC711D3CFN2 功能描述:IC MCU 2MHZ 4K OTP 44-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:HC11 其它有關文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標準包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C,IrDA,LIN,SPI,UART/USART 外圍設備:DMA,PDR,POR,PVD,PWM,溫度傳感器,WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB(64K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN,36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND
MC68HC711D3CFNE2 功能描述:8位微控制器 -MCU 8B OTP 192RAM 2 MHZ RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT