- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45238 > MC68HC705V8FN (MOTOROLA INC) 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC705V8FN |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁(yè)數(shù)： | 27/172頁(yè) |
| 文件大小： | 615K |
| 代理商： | MC68HC705V8FN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)
SECTION 15: MESSAGE DATA LINK CONTROLLER
MOTOROLA
Page 111
MC68HC705V8 Specification Rev. 2.1
If the received message is verified as error-free then the CRC is discarded, the filled Rx
Buffer and the final value of the Rx Buffer pointer are placed into the CPU’s memory map,
the Received Message Successfully (RXMS) bit in the MDLC Status Register (MSR) is set,
a CPU interrupt request is made (if interrupts are enabled) and the other Rx Buffer and its
pointer are readied for reception of the next message by the MDLC.
The CPU may now randomly read the Rx Buffer. The first data byte received will be located
in the lowest address entry of the Rx Buffer. The rest of the message is located in
contiguous ascending address entries up to the last data byte received, which will be
located in the nth entry, where ’n’ is the final value of the Rx Buffer pointer which now
appears in the MDLC Rx Status Register (MRSR).
As long as the CPU has possession of this Rx Buffer, the MDLC will have possession of
the other Rx Buffer and can concurrently receive a second message without conflict with,
or intervention by, the CPU. Once the CPU has finished with the contents of the Rx Buffer,
it may be "given back" to the MDLC by writing any value to the MRSR register.
The above sequence is then repeated as long as normal data reception takes place.
If the CPU is unable to return an Rx Buffer and the second Rx Buffer becomes filled and a
further new message arrives from the J1850 bus then the new message will be ignored by
the MDLC until an Rx Buffer becomes available to receive new data.
If any type of reception error is detected by the MDLC as a message is being received from
the J1850 bus, the internal Rx Buffer pointer will be reset to zero, effectively flushing the
data received so far, and the MDLC will ignore the rest of the message. When this occurs
the MDLC will not generate a CPU interrupt request and will silently wait for the next valid
SOF symbol.
This will also happen if a message received from the J1850 bus is longer than 12 bytes
(including CRC byte), and the Receive Block mode (RXBM) bit is not set. In both cases,
when the internal Rx Buffer pointer is reset to zero, the associated Rx Buffer array bytes
will not be cleared or changed.
If a message received from the J1850 bus is longer than 12 bytes (including CRC byte),
and the Receive Block mode (RXBM) bit is set then reception of the message will be
continued into the next available Rx Buffer. This will repeat until the end of the message is
detected, at which time the residual data bytes will remain in the last Rx Buffer to be filled.
15.3.3
TX BUFFER
The Tx Buffer consists of one 11-byte array, with 8 bits per byte. Only one message may
occupy the Tx Buffer at any time. The Tx Buffer array has an internal register (the ’Tx Buffer
pointer’) associated with it in which the length of the message body is stored.
Following a reset, the CPU has "possession" of the empty Tx Buffer and its associated Tx
Buffer pointer is reset to zero. The Tx Buffer appears in the CPU’s memory map at this time,
where the CPU may randomly access it. The first data byte of the message to be sent must
be placed in the lowest address entry of the Tx Buffer. The rest of the message must be
placed in contiguous ascending address entries up to the last data byte to be sent, which
is located in the nth entry, where ’n’ is the length of the message body to be sent.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705V8CB | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC705X4DWR2 | 8-BIT, OTPROM, 2.2 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05X4CDWR2 | 8-BIT, MROM, 2.2 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC708KH12FU | 8-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC708LN56PV | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC706P6ACDW | 制造商:Motorola Inc 功能描述: |
| MC68HC708MP16CFU | 制造商:MAJOR 功能描述: |
| MC68HC711D3CFBE2 | 制造商:Freescale Semiconductor 功能描述: |
| MC68HC711D3CFN2 | 功能描述:IC MCU 2MHZ 4K OTP 44-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:HC11 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標(biāo)準(zhǔn)包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C，IrDA，LIN，SPI，UART/USART 外圍設(shè)備:DMA，PDR，POR，PVD，PWM，溫度傳感器，WDT 輸入/輸出數(shù):26 程序存儲(chǔ)器容量:64KB（64K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN，36-VFQFPN 包裝:托盤(pán) 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND |
| MC68HC711D3CFNE2 | 功能描述:8位微控制器 -MCU 8B OTP 192RAM 2 MHZ RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。