參數(shù)資料
型號(hào): MC68331VEH16
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 55/84頁(yè)
文件大?。?/td> 0K
描述: IC MCU 32BIT 16MHZ 132-PQFP
標(biāo)準(zhǔn)包裝: 36
系列: M683xx
核心處理器: CPU32
芯體尺寸: 32-位
速度: 16MHz
連通性: EBI/EMI,SCI,SPI,UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 18
程序存儲(chǔ)器類型: ROMless
電壓 - 電源 (Vcc/Vdd): 4.5 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 105°C
封裝/外殼: 132-BQFP 緩沖式
包裝: 托盤
MC68331TS/D
59
MSTR — Master/Slave Mode Select
0 = QSPI is a slave device and only responds to externally generated serial data.
1 = QSPI is system master and can initiate transmission to external SPI devices.
MSTR configures the QSPI for either master or slave mode operation. This bit is cleared on reset and
may only be written by the CPU.
WOMQ — Wired-OR Mode for QSPI Pins
0 = Outputs have normal MOS drivers.
1 = Pins designated for output by DDRQS have open-drain drivers.
WOMQ allows the wired-OR function to be used on QSPI pins, regardless of whether they are used as
general-purpose outputs or as QSPI outputs. WOMQ affects the QSPI pins regardless of whether the
QSPI is enabled or disabled.
BITS — Bits Per Transfer
In master mode, when BITSE in a command is set, the BITS field determines the number of data bits
transferred. When BITSE is cleared, eight bits are transferred. Reserved values default to eight bits.
BITSE is not used in slave mode.
The following table shows the number of bits per transfer.
CPOL — Clock Polarity
0 = The inactive state value of SCK is logic level zero.
1 = The inactive state value of SCK is logic level one.
CPOL is used to determine the inactive state value of the serial clock (SCK). It is used with CPHA to
produce a desired clock/data relationship between master and slave devices.
CPHA — Clock Phase
0 = Data is captured on the leading edge of SCK and changed on the following edge of SCK.
1 = Data is changed on the leading edge of SCK and captured on the following edge of SCK.
CPHA determines which edge of SCK causes data to change and which edge causes data to be cap-
tured. CPHA is used with CPOL to produce a desired clock/data relationship between master and slave
devices. CPHA is set at reset.
BITS
Bits per Transfer
0000
16
0001
Reserved
0010
Reserved
0011
Reserved
0100
Reserved
0101
Reserved
0110
Reserved
0111
Reserved
1000
8
1001
9
1010
10
1011
11
1100
12
1101
13
1110
14
1111
15
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
VJ2225Y223JBGAT4X CAP CER 0.022UF 1KV 5% X7R 2225
MC68331MEH16 IC MCU 32BIT 16MHZ 132-PQFP
MC11E1CPBE2 IC MCU 8BIT 2MHZ 52-LQFP
VE-B5D-IY-F2 CONVERTER MOD DC/DC 85V 50W
VE-B5D-CU-B1 CONVERTER MOD DC/DC 85V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68331VFC16 制造商:Rochester Electronics LLC 功能描述:32BIT MCU,GPT,SIM,QSM - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC68331VFC20 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual
MC68331VFV16 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual
MC68331VFV20 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual
MC68331VPV16 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual