參數(shù)資料
型號(hào): MC68331MEH16
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 60/84頁(yè)
文件大?。?/td> 0K
描述: IC MCU 32BIT 16MHZ 132-PQFP
標(biāo)準(zhǔn)包裝: 36
系列: M683xx
核心處理器: CPU32
芯體尺寸: 32-位
速度: 16MHz
連通性: EBI/EMI,SCI,SPI,UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 18
程序存儲(chǔ)器類(lèi)型: ROMless
電壓 - 電源 (Vcc/Vdd): 4.5 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 125°C
封裝/外殼: 132-BQFP 緩沖式
包裝: 托盤(pán)
MC68331TS/D
63
Figure 14 QSPI RAM
Once the CPU has set up the queue of QSPI commands and enabled the QSPI, the QSPI can operate
independently of the CPU. The QSPI executes all of the commands in its queue, sets a flag indicating
that it is finished, and then either interrupts the CPU or waits for CPU intervention. It is possible to ex-
ecute a queue of commands repeatedly without CPU intervention.
RR[0:F] — Receive Data RAM
$YFFD00
Data received by the QSPI is stored in this segment. The CPU reads this segment to retrieve data from
the QSPI. Data stored in receive RAM is right-justified. Unused bits in a receive queue entry are set to
zero by the QSPI upon completion of the individual queue entry. The CPU can access the data using
byte, word, or long-word addressing.
The CPTQP value in SPSR shows which queue entries have been executed. The CPU uses this infor-
mation to determine which locations in receive RAM contain valid data before reading them.
TR[0:F] — Transmit Data RAM
$YFFD20
Data that is to be transmitted by the QSPI is stored in this segment. The CPU usually writes one word
of data into this segment for each queue command to be executed.
Information to be transmitted must be written to transmit data RAM in a right-justified format. The QSPI
cannot modify information in the transmit data RAM. The QSPI copies the information to its data serial-
izer for transmission. Information remains in transmit RAM until overwritten.
*The PCS0 bit represents the dual-function PCS0/SS.
Command RAM is used by the QSPI when in master mode. The CPU writes one byte of control infor-
mation to this segment for each QSPI command to be executed. The QSPI cannot modify information
in command RAM.
CR[0:F] — Command RAM
$YFFD40
7
6543210
CONT
BITSE
DT
DSCK
PCS3
PCS2
PCS1
PCS0*
CONT
BITSE
DT
DSCK
PCS3
PCS2
PCS1
PCS0*
RECEIVE
RAM
TRANSMIT
RAM
500
51E
520
53E
WORD
540
54F
COMMAND
RAM
BYTE
WORD
RR0
RR1
RR2
RRD
RRE
RRF
TR0
TR1
TR2
TRD
TRE
TRF
CR0
CR1
CR2
CRD
CRE
CRF
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC11E1CPBE2 IC MCU 8BIT 2MHZ 52-LQFP
VE-B5D-IY-F2 CONVERTER MOD DC/DC 85V 50W
VE-B5D-CU-B1 CONVERTER MOD DC/DC 85V 200W
VE-B5B-IY-F3 CONVERTER MOD DC/DC 95V 50W
VE-B5B-IY-F2 CONVERTER MOD DC/DC 95V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68331MFC16 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:User’s Manual
MC68331MFC20 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:User’s Manual
MC68331MFV16 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:User’s Manual
MC68331MFV20 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:32-Bit Modular Microcontroller
MC68331MPV16 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:User’s Manual