
Communications Processor (CP)
4-50
MC68302 USER’S MANUAL
MOTOROLA
4.5.11.6 UART Address Recognition
In multidrop systems, more than two stations may be present on a network, with each having
a specific address. Figure 4-18 shows two examples of such a configuration. Frames com-
prised of many characters may be broadcast, with the first character acting as a destination
address. To achieve this, the UART frame is extended by one bit, called the address bit, to
distinguish between an address character and the normal data characters. The UART can
be configured to operate in a multidrop environment in which two modes are supported:
Automatic Multidrop Mode—The IMP automatically checks the incoming address charac-
ter and accepts the data following it only if the address matches one of two 8-bit preset
values. In this mode, UM1–UM0 = 11 in the UART mode register.
Nonautomatic Multidrop Mode—The IMP receives all characters. An address character is
always written to a new buffer (it may be followed by data characters in the same buffer).
In this mode, UM1–UM0 = 01 in the UART mode register.
Each UART controller has two 8-bit address registers (UADDR1 and UADDR2) for address
recognition. In the automatic mode, the incoming address is checked against the lower order
byte of the UART address registers. Upon an address match, the address match (M) bit in
the BD is set/cleared to indicate which address character was matched. The data following
it is written to the same data buffer.
NOTE
For 7-bit characters, the eighth bit (bit 7) in UADDR1 and
UADDR2 should be zero.
Figure 4-18. Two Configurations of UART Multidrop Operation
SCON REGISTER
WOMS
UADDR1
UADDR2
1
T
R
T
R
T
R
T
R
1
2
3
4
T
R
T
R
T
R
T
R
MASTER
SLAVE 1
SLAVE 2
SLAVE 3
TWO 8-BIT ADDRESSES
CAN BE AUTOMATICALLY
RECOGNIZED IN EITHER
CONFIGURATION.
WIRED-OR MODE SELECT
ALLOWS MULTIPLE
TRANSMIT PINS TO BE
DIRECTLY CONNECTED.
R
+V
R
+V