- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4012 > MC68020RC16E (Freescale Semiconductor)IC MPU 32BIT 16MHZ 114-PGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68020RC16E |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 58/306頁(yè) |
| 文件大小： | 0K |
| 描述： | IC MPU 32BIT 16MHZ 114-PGA |
| 標(biāo)準(zhǔn)包裝： | 14 |
| 系列： | M680x0 |
| 處理器類型： | M680x0 32-位 |
| 速度： | 16MHz |
| 電壓： | 5V |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 114-BPGA |
| 供應(yīng)商設(shè)備封裝： | 114-PGA（34.54x34.54） |
| 包裝： | 托盤 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)當(dāng)前第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)
MOTOROLA
M68020 USER’S MANUAL
6- 25
To repair data faults (indicated by DF = 1), the software should first examine the RM bit in
the SSW to determine if the fault was generated during a read-modify-write operation. If
RM = 0, the handler should then check the RW bit of the SSW to determine if the fault was
caused by a read or a write cycle. For data write faults, the handler must transfer the
properly sized data from the data output buffer on the stack frame to the location indicated
by the data fault address in the address space defined by the SSW. (Both the data output
buffer and the data fault address are part of the stack frame at SP + $18 and SP + $10,
respectively.) Data read faults only generate the long bus fault frame, and the handler
must transfer properly sized data from the location indicated by the fault address and
address space to the image of the data input buffer at location SP + $2C of the long
format stack frame. Byte, word, and 3-byte operands are right justified in the 4-byte data
buffers. In addition, the software handler must clear the DF bit of the SSW to indicate that
the faulted bus cycle has been corrected.
To emulate a read-modify-write cycle, the exception handler must first read the operation
word at the PC address (SP + 2 of the stack frame). This word identifies the CAS, CAS2,
or TAS instruction that caused the fault. Then the handler must emulate this entire
instruction (which may consist of up to four long-word transfers) and update the CCR
portion of the SR appropriately, because the RTE instruction expects the entire operation
to have been completed if the RM bit is set and the DF bit is cleared. This is true even if
the fault occurred on the first read cycle.
To emulate the entire instruction, the handler must save the data and address registers for
the instruction (with a MOVEM instruction, for example). Next, the handler reads and
modifies (if necessary) the memory location. It clears the DF bit in the SSW of the stack
frame and modifies the condition codes in the SR copy and the copies of any data or
address registers required for the CAS and CAS2 instructions. Last, the handler restores
the registers that it saved at the beginning of the emulation. Except for the data input
buffer, the copy of the SR, and the SSW, the handler should not modify a bus fault stack
frame. The only bits in the SSW that may be modified are DF, RB, and RC; all other bits,
including those defined for internal use, must remain unchanged.
Address error faults must be repaired in software. Address error faults can be
distinguished from bus error faults by the value in the vector offset field of the format word.
6.2.3 Completing the Bus Cycles with RTE
Another method of completing a faulted bus cycle is to allow the processor to rerun the
bus cycles during execution of the RTE instruction that terminates the exception handler.
This method cannot be used to recover from address errors. The RTE instruction is
always executed. Unless the handler routine has corrected the error and cleared the fault
(and cleared the RB/RC and DF bits of the SSW), the RTE instruction cannot complete
the bus cycle(s). If the DF bit is still set at the time of the RTE execution, the faulted data
cycle is rerun by the RTE instruction. If the FB or FC bit is set and the corresponding rerun
bit (RB or RC) was not cleared by the software, the RTE reruns the associated instruction
prefetch. The fault occurs again unless the cause of the fault, such as a nonresident page
in a virtual memory system, has been corrected. If the RB or RC bit is set and the
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68EC030FE40C | IC MPU 32BIT ENHANCED 132-CQFP |
| MC68360EM25L | IC MPU QUICC 25MHZ 240-FQFP |
| MC68302FC16C | IC MPU MULTI-PROTOCOL 132-PQFP |
| MC68302CFC16C | IC MPU MULTI-PROTOCOL 132-PQFP |
| IDT70V07L55J | IC SRAM 256KBIT 55NS 68PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68020RC16E | 制造商:Freescale Semiconductor 功能描述:Microcontroller IC Clock Speed:16MHz |
| MC68020RC20 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:The first full 32-bit implementation of the M68000 family of microprocessors from Motorola |
| MC68020RC20B | 制造商:Motorola Inc 功能描述:Microprocessor, 32 Bit, 114 Pin, Ceramic, PGA |
| MC68020RC20E | 功能描述:微處理器 - MPU 32-BIT MPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68020RC25 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:The first full 32-bit implementation of the M68000 family of microprocessors from Motorola |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。