9- 8
M68020 USER’S MANUAL
MOTOROLA
PAL16L8
BYTE_SELECT
MC68020/EC020 BYTE DATA SELECT GENERATION FOR 32-BIT PORTS, MAPPED AND UNMAPPED.
MOTOROLA INC., AUSTIN, TEXAS
INPUTS:
A0
A1
SIZ0
SIZ1
RW
A18
A19
A20
A21
~CPU
OUTPUTS:
~UUDA
~UMDA
~LMDA
~LLDA
~UUDA
~UMDB
~LMDB
~LLDB
!~UUDA
= RW
;enable upper byte on read of 32-bit port
+!A0 *!A1
;directly addressed, any size
!~UMDA
= RW
;enable upper middle byte on read of 32-bit port
+A0 *!A1
;directly addressed, any size
+!A1 *!SIZ0
;even word aligned, size word or long word
+!A1 *SIZ1
;even word aligned, size is word or three byte
!~LMDA
= RW
;enable lower middle byte on read of 32-bit port
+!A0 *A1
;directly addressed, any size
+!A1 *!SIZ0 *!SIZ1
;even word aligned, size is long word
+!A1 *SIZ0 *SIZ1
;even word aligned, size is three byte
+!A1 *A0 *!SIZ0
;even word aligned, size is word or long word
!~LLDA
= RW
;enable lower byte on read of 32-bit port
+A0 *A1
;directly addressed, any size
+A0 *SIZ0 *SIZ1
;odd byte alignment, three byte size
+!SIZ0 *!SIZ1
;size is long word, any address
+A1 *SIZ1
;odd word aligned, word or three byte size
!~UUDB
= RW *!~CPU * (addressb)
;enable upper byte on read of 32-bit port
+!A0 *!A1 *!~CPU * (addressb)
;directly addressed, any size
!~UMDB
= RW *!~CPU * (addressb)
;enable upper middle byte on read of 32-bit port
+ A0 *!A1 *!~CPU * (addressb)
;directly addressed, any size
+!A1 *!SIZ0 *!~CPU * (addressb)
;even word aligned, size word or long word
+!A1 *SIZ1 *!~CPU * (addressb)
;even word aligned, size is word or three byte
!~LMDB
=RW *!~CPU * (addressb)
;enable lower middle byte on read of 32-bit port
+!A0 * A1 *!~CPU * (addressb)
;directly addressed, any size
+!A1 *!SIZ0 *!SIZ1 *!~CPU * (addressb)
;even word aligned, size is long word
+!A1 * SIZ0 * SIZ1 *!~CPU * (addressb)
;even word aligned, size is three byte
+!A1 * A0 *!SIZ0 *!~CPU * (addressb)
;even word aligned, size is word or long word
!~LLDB
=RW *!~CPU * (addressb)
;enable lower byte on read of 32-bit port
+A0 * A1 *!~CPU * (addressb)
;directly addressed, any size
+ A0 * SIZ0 * SIZ1 *!~CPU * (addressb)
;odd byte alignment, three byte size
+!SIZ0 *!SIZ1 *!~CPU * (addressb)
;size is long word, any address
+A1 * SIZ1 *!~CPU * (addressb)
;odd word aligned, word or three byte size
DESCRIPTION : Byte select signals for writing. On reads, all byte selects are asserted if the respective memory block is addressed.
The input signal
CPU prevents byte select assertion during CPU space cycles and is derived from NANDing FC1–FC0 or FC2–FC0.
The label (addressb) is a designer-selectable combination of address lines used to generate the proper address decode for the
system's memory bank. With the address lines given here, the decode block size is 256 Kbytes to 2 Mbytes. A similar address might
be included in the equations for
UUDA , UMDA, etc. if the designer wishes them to be memory mapped also.
Figure 9-6. MC68020/EC020 Byte Select PAL Equations
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.