- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1948 > MC33394DH (Freescale Semiconductor)IC POWER SUPPLY MULT-OUT 44-HSOP PDF資料下載
參數(shù)資料
| 型號： | MC33394DH |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 15/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POWER SUPPLY MULT-OUT 44-HSOP |
| 標(biāo)準(zhǔn)包裝： | 30 |
| 應(yīng)用： | Motorola MPC55x、MPC56x 微處理器 |
| 接口： | SPI 串行 |
| 電源電壓： | 4 V ~ 26.5 V |
| 封裝/外殼： | 44-BSSOP（0.433"，11.00mm 寬）裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 44-HSOP |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
33394
22
MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA
33394 SPI Registers:
Serial Output Data/Status
Default Value
0
Bit
15
14
13
12
11
10
9
8
Name
Bit Definitions:
Bit 15 to 8 = 0
Default Value
0
Bit
7
6
5
4
3
2
1
0 (LSB)
Name
VSEN–T
VREF3–T
VREF2–T
VREF1–T
VSEN–I
VREF3–I
VREF2–I
VREF1–I
Bit Definitions:
Bit 7 — VSEN–T: – Will be set (1), if a thermal limit occurred since last SPI data transfer
Bit 6 — VREF3–T: – Will be set (1), if a thermal limit occurred since last SPI data transfer
Bit 5 — VREF2–T: – Will be set (1), if a thermal limit occurred since last SPI data transfer
Bit 4 — VREF1–T: – Will be set (1), if a thermal limit occurred since last SPI data transfer
Bit 3 — VSEN–I: – Will be set (1), if a current limit condition exists
Bit 2 — VREF3–I: – Will be set (1), if a current limit condition exists
Bit 1 — VREF2–I: – Will be set (1), if a current limit condition exists
Bit 0 — VREF1–I: – Will be set (1), if a current limit condition exists
NOTES: # individual thermal limit latch will clear on the trailing edge of the SPI CS signal
Figure 8. SPI Output Data/ Status Register
4.16. CAN Transceiver
The CAN protocol is defined in terms of ’dominant’ and
’recessive’ bits. When the digital input (CANTXD) is a logic ”0”
(negated level, dominant bit), CANH goes to +3.5 V (nominal)
and CANL goes to +1.5 V (nominal). The digital output will also
be negated. When the digital input is logic ”1” (asserted level,
recessive bit), CANH and CANL are set to +2.5 V (nominal).
The corresponding digital output is also asserted.
4.16.1. CAN Network Topology
There are two 120
(only two), terminations between the
CANH and CANL outputs. The majority of the time, the module
controller will contain one of the terminations. The other
termination should be as close to the other ”end” of the CAN
Bus as possible. The termination provides a total of 60
differential resistive impedance for generation of the voltage
difference between CANH and CANL. Current flows out of
CANH, through the termination, and then through CANL and
back to ground. The CAN bus is not defined in terms of the bus
capacitance. A filter capacitor of 220 pF to 470 pF may be
required. The maximum capacitive load on the CAN bus is
then 15 nF (not a lumped capacitance but distributed through
the network cabling). Refer to Figure 9.
Max : 31 Remotes
CANH
CANL
PCM
Vehicle Term.
120
W
120
W
470 pF*
*Optional
Common Mode Choke
2.2 mH
Figure 9. CAN Load Characteristics
4.16.2. CAN Transceiver Functional Description
A block diagram of the CAN transceiver is shown in Figure
10. A summary of the network topology is shown in Figure 9.
The transceiver has wake up capability controlled by the state
of the SPI bit WKUP. This allows 33394 to enter a low power
mode and be awakened by CAN bus activity. When activity is
sensed on the CAN bus pins, the 33394 will perform a power
up sequence and will provide the microprocessor with
indication (WAKEUP pin high) that wake up occurred from a
CAN message. The 33394 may be placed back in low
quiescent mode by pulling the /SLEEP pin from high to low.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC33560DW | OC PWR MGMT READERS/CPLR 24-SOIC |
| MC33689DDWBR2 | IC SYSTEM BASE W/LIN 32-SOIC |
| MC33742EPR2 | IC SYSTEM BASE W/CAN 48-QFN |
| MC33780EG | IC DBUS MASTER DUAL DIFF 16-SOIC |
| MC33790DW | IC DSI 2-CHAN INTERFACE 16-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC33395DWB | 功能描述:馬達(dá)/運動/點火控制器和驅(qū)動器 TPD RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| MC33395DWBR2 | 功能描述:馬達(dá)/運動/點火控制器和驅(qū)動器 TPD RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| MC33395EW | 功能描述:馬達(dá)/運動/點火控制器和驅(qū)動器 TPD - THREE PHASE DRIVER RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| MC33395EWR2 | 功能描述:馬達(dá)/運動/點火控制器和驅(qū)動器 TPD - THREE PHASE DRIVER RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| MC33395TDWB | 功能描述:馬達(dá)/運動/點火控制器和驅(qū)動器 TPDT RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。