- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371014 > MC145225 (Motorola, Inc.) Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) PDF資料下載
參數(shù)資料
| 型號： | MC145225 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) |
| 中文描述： | 雙鎖相環(huán)頻率合成器與DAC和電壓倍增器（帶數(shù)模轉(zhuǎn)換器和電壓乘法器的雙鎖相環(huán)頻率合成器） |
| 文件頁數(shù)： | 21/71頁 |
| 文件大?。?/td> | 906K |
| 代理商： | MC145225 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
MC145225 MC145230
21
MOTOROLA RF/IF DEVICE DATA
N REGISTER BITS
See Figure 15 for N register access and serial data
formats.
Control (N23)
When the Mode pin is low, Control bit N23 determines the
divide ratio of the auxiliary divider which feeds the buffers for
the fout and fout pins. See Table 14 for the overall ratio
between Osce and fout/fout.
When the Mode pin is high, N23 must be programmed
to 1.
Table 14. Osce to fout Frequency Ratio,
ááááááááááá
á
ááááááááááá
ááááááááááá
ááááááááááá
ááááááááááá
ááááááááááá
ááááááááááá
ááááááááááá
á
á
áá
á
á
á
áááá
á
Osce to fout
ááááááááááááá
ááááááááááá
LD Window (N22)
Bit N22 determines the lock detect window for the main
loop. Refer to Table 15 and Figure 19.
Table 15. Lock Detect Window
ááááááááá
áá
á
N22
áááááá
á
(Approximated)
ááááááááá
0
32 Osce periods
128 Osce periods
ááááááááá
1
Phase Detector Program (N21, N20, N19)
These bits control which phase detector outputs are active
for the main loop. These bits also control the timer interval
when adapt is utilized for the main loop. See Table 16.
Table 16. Main Phase Detector Control
áááááááááááááááá
áááááááááááááááá
áááááááááááááááá
áááááááááááááááá
áááááááááááááááá
ááá
0
PDout–Hi enabled, PDout–Lo floating
0
0
PDout–Hi enabled and PDout–Lo
0
áááááááááááááááá
áá
áá
áá
1
floating and PDout–Lo enabled
á
á
ááááááááá
á
á
floating for 128 fR cycles, then
enabled
á
áááááááááááááá
1
á
á
á
áá
á
á
áááááááááááááá
áá
áá
Current Ratio (N18)
This bit allows for MCU control of the PDout–Hi to
PDout–Lo current (or gain) ratio on the main loop
phase/frequency detector outputs. See Table 17.
á
á
á
á
á
á
ááááááááá
floating for 64 fR cycles, then PDout–Hi
á
á
áááááááááááááááá
á
1
á
0
ááááááááá
ááááááááá
PDout–Hi enabled and PDout–Lo
áááááááááááááá
á
á
á
á
á
ááááááááá
ááááááááá
á
á
áááááááááááááá
á
á
á
ááááááááááááá
áááááááááááááá
N Counter Divide Ratio (N17 to N0)
These bits control the N Counter divide ratio or loop
multiplying factor. The minimum allowed value is 992. The
maximum value is 262,143. For ease of programming, binary
representation is used. For example, if a divide ratio of 1000
is needed, the 1000 in decimal is converted to binary
00 0000 0011 1110 1000 and is loaded into the device for
N17 to N0. See Figure 15.
áá
áá
áá
N18
0
áááááááááááááá
1
á
á
á
ááá
4:1
8:1
PDout–Hi to
PDout–Lo
ááá
ááá
ááá
4.4 mA
4.4 mA
Cmult
á
á
á
(Nominal)
ááá
ááá
ááá
1.1 mA
0.55 mA
á
á
á
Cmult
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145230 | Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) |
| MC14528BCL | Dual Monostable Multivibrator |
| MC14528 | DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| MC14528 | Dual Monostable Multivibrator |
| MC14528BFEL | Dual Monostable Multivibrator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC14522BCP | 制造商:Motorola Inc 功能描述:Counter, Down, Decade, 16 Pin, Plastic, DIP |
| MC14522BDW | 制造商:Motorola Inc 功能描述: |
| MC14526B AC7 WAF | 制造商:ON Semiconductor 功能描述: |
| MC14526BAC7 WAF | 制造商:ON Semiconductor 功能描述: |
| MC14526BCL | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。