參數(shù)資料
型號: MC145151DW2R2
廠商: Freescale Semiconductor
文件頁數(shù): 19/24頁
文件大?。?/td> 0K
描述: IC PAR-IN PLL FREQ SYNTH 28-SOIC
標準包裝: 1,000
類型: PLL 時鐘/頻率合成器
PLL:
輸入: 時鐘
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:1
差分 - 輸入:輸出: 無/無
頻率 - 最大: 25MHz
除法器/乘法器: 是/無
電源電壓: 3 V ~ 9 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
供應商設備封裝: 28-SOIC W
包裝: 帶卷 (TR)
其它名稱: MC145151DW2TR
MC145151-2 and MC145152-2 Technical Data, Rev. 5
4
Freescale Semiconductor
MC145151-2 Parallel-Input (Interfaces with Single-Modulus Prescalers)
N0 - N11
N Counter Programming Inputs (Pins 11 - 20, 22 - 25)
These inputs provide the data that is preset into the
÷N counter when it reaches the count of zero. N0 is
the least significant and N13 is the most significant. Pull-up resistors ensure that inputs left open remain
at a logic 1 and require only an SPST switch to alter data to the zero state.
T/R
Transmit/Receive Offset Adder Input (Pin 21)
This input controls the offset added to the data provided at the N inputs. This is normally used for offsetting
the VCO frequency by an amount equal to the IF frequency of the transceiver. This offset is fixed at 856
when T/R is low and gives no offset when T/R is high. A pull-up resistor ensures that no connection will
appear as a logic 1 causing no offset addition.
OSCin, OSCout
Reference Oscillator Input/Output (Pins 27, 26)
These pins form an on-chip reference oscillator when connected to terminals of an external parallel
resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSCin to
ground and OSCout to ground. OSCin may also serve as the input for an externally-generated reference
signal. This signal is typically ac coupled to OSCin, but for larger amplitude signals (standard CMOS logic
levels) dc coupling may also be used. In the external reference mode, no connection is required to OSCout.
1.2.2
Output Pins
PDout
Phase Detector A Output (Pin 4)
Three-state output of phase detector for use as loop-error signal. Double-ended outputs are also available
for this purpose (see
φ
V and φR).
Frequency fV > fR or fV Leading: Negative Pulses
Frequency fV < fR or fV Lagging: Positive Pulses
Frequency fV = fR and Phase Coincidence: High-Impedance State
φ
R, φV
Phase Detector B Outputs (Pins 8, 9)
These phase detector outputs can be combined externally for a loop-error signal. A single-ended output is
also available for this purpose (see PDout).
If frequency fV is greater than fR or if the phase of fV is leading, then error information is provided by φV
pulsing low.
φ
R remains essentially high.
If the frequency fV is less than fR or if the phase of fV is lagging, then error information is provided by φR
pulsing low.
φ
V remains essentially high.
If the frequency of fV = fR and both are in phase, then both φV and φR remain high except for a small
minimum time period when both pulse low in phase.
相關PDF資料
PDF描述
MC145151DW2 IC PAR-IN PLL FREQ SYNTH 28-SOIC
CS3108A-40-62S CONN PLUG 60POS RT ANG W/SCKT
CS3102A-20-70P CONN RCPT 17POS BOX MNT W/PINS
CS3108A-40-53S CONN PLUG 60POS RT ANG W/SCKT
CS3106A-22-57P CONN PLUG 19POS STRAIGHT W/PINS
相關代理商/技術參數(shù)
參數(shù)描述
MC145151P2 制造商:Motorola Inc 功能描述:Frequency Synthesizer, 28 Pin, Plastic, DIP
MC145152DW2 功能描述:鎖相環(huán) - PLL PLL Synthesizer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
MC145152DW2R2 功能描述:IC PAR-IN PLL FREQ SYNTH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:*
MC145155P 制造商:Motorola Inc 功能描述:
MC145158-2 制造商:Motorola Inc 功能描述: