參數(shù)資料
型號: MC10135P
廠商: ON SEMICONDUCTOR
元件分類: 鎖存器
英文描述: 10K SERIES, POSITIVE EDGE TRIGGERED JBAR-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
封裝: PLASTIC, DIP-16
文件頁數(shù): 3/8頁
文件大小: 108K
代理商: MC10135P
MC10135
http://onsemi.com
3
ELECTRICAL CHARACTERISTICS (continued)
TEST VOLTAGE VALUES (Volts)
@ Test Temperature
VIHmax
VILmin
VIHAmin
VILAmax
VEE
–30
°C
–0.890
–1.890
–1.205
–1.500
–5.2
+25
°C
–0.810
–1.850
–1.105
–1.475
–5.2
+85
°C
–0.700
–1.825
–1.035
–1.440
–5.2
Pin
Under
TEST VOLTAGE APPLIED TO PINS LISTED BELOW
(V
)
Characteristic
Symbol
Under
Test
VIHmax
VILmin
VIHAmin
VILAmax
VEE
(VCC)
Gnd
Power Supply Drain Current
IE
8
1, 16
Input Current
IinH
6,7,9,10,11
4,5,12,13
Note 1.
8
1, 16
IinL
4,5,6,7,9,
10,11,12,13
Note 2.
8
1, 16
Output Voltage
Logic 1
VOH
2
2 (3.)
5
6
8
1, 16
Output Voltage
Logic 0
VOL
3
3 (3.)
5
6
8
1, 16
Threshold Voltage
Logic 1
VOHA
2
2 (4.)
6
5
8
1, 16
Threshold Voltage
Logic 0
VOLA
3
3 (4.)
6
5
8
1, 16
Switching Times
(50
Load)
Clock Input
Pulse In
Pulse Out
–3.2 V
+2.0 V
Propagation Delay
t9+2+
t9+2–
2
9
2
8
1, 16
Rise Time
(20 to 80%)
t2+, t3+
2, 3
9
2, 3
8
1, 16
Fall Time
(20 to 80%)
t2–, t3–
2, 3
9
2, 3
8
1, 16
Set Input
Propagation Delay
t5+2+
t12+15+
t5+3–
t12+14–
2
15
3
14
5
12
5
12
2
15
3
14
8
1, 16
Reset Input
Propagation Delay
t4+2–
t4+3–
t13+15–
t13+14+
2
3
15
14
4
13
2
3
15
14
8
1, 16
Setup Time
tsetup
7
6, 9
2
8
1, 16
Hold Time
thold
7
6, 9
2
8
1, 16
Toggle Frequency (Max)
ftog
2
9
2
8
1, 16
1. Individually test each input; apply VIHmax to pin under test.
2. Individually test each input; apply VILmin to pin under test.
3. Output level to be measured after a clock pulse has been applied to the CE Input (Pin 6)
VIHmax
VILmin
4. Output level to be measured after a clock pulse has been applied to the CE Input (Pin 6)
VIHAmax
VILAmin
Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been
established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.
Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the
same manner.
相關(guān)PDF資料
PDF描述
MC10135FN 10K SERIES, POSITIVE EDGE TRIGGERED JBAR-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC20
MC10136FNR2 10K SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PQCC20
MC10154P 10K SERIES, ASYN POSITIVE EDGE TRIGGERED 4-BIT DOWN BINARY COUNTER, PDIP16
MC10154L 10K SERIES, ASYN POSITIVE EDGE TRIGGERED 4-BIT DOWN BINARY COUNTER, CDIP16
MC10161FNR2 10K SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PQCC20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC10136FN 制造商:ON Semiconductor 功能描述:Counter Single 4-Bit Hexadecimal UP/Down 20-Pin PLLC Rail 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC10136FN WAF 制造商:ON Semiconductor 功能描述:
MC10136FNR2 制造商:Motorola Inc 功能描述:
MC10136L 制造商:ON Semiconductor 功能描述:Counter Single 4-Bit Hexadecimal UP/Down 16-Pin CDIP Rail 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC10136P 制造商:ON Semiconductor 功能描述:Counter Single 4-Bit Hexadecimal UP/Down 16-Pin PDIP Rail 制造商:Rochester Electronics LLC 功能描述:- Bulk