- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379299 > MC100LVEL56DW (MOTOROLA INC) Single, Current-Limited, Power-Distribution Switch 8-MSOP-PowerPAD -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC100LVEL56DW |
| 廠商： | MOTOROLA INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | Single, Current-Limited, Power-Distribution Switch 8-MSOP-PowerPAD -40 to 85 |
| 中文描述： | 100LVEL SERIES, DUAL 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDSO20 |
| 封裝： | PLASTIC, SOIC-20 |
| 文件頁(yè)數(shù)： | 1/4頁(yè) |
| 文件大?。?/td> | 113K |
| 代理商： | MC100LVEL56DW |
SEMICONDUCTOR TECHNICAL DATA
4–1
REV 1
Motorola, Inc. 1996
4/95
The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The
MC100EL56 is pin and functionally equivalent to the MC100LVEL56 but
is specified for operation at the standard 100E ECL voltage supply. The
differential data path makes the device ideal for multiplexing low skew
clock or other skew sensitive signals. Multiple VBB pins are provided to
ease AC coupling input signals (for more information on AC coupling ECL
signals refer to the interfacing section of the ECLinPS data book
DL140/D).
The device features both individual and common select inputs to
address both data path and random logic applications.
The differential inputs have special circuitry which ensures device
stability under open input conditions. When both differential inputs are left
open the D input will pull down to VEE, The D input will bias around VCC/2
forcing the Q output LOW.
Differential Inputs and Outputs
20–Lead SOIC Packaging
440ps Typical Propagation Delays
Separate and Common Select
Supports Both Standard and Low Voltage 100K ECL
Internal Input Pulldowns
>2000V ESD Protection
D0b
Logic Diagram and Pinout: 20-Lead SOIC
(Top View)
D0b
D1a VBB1
17
18
16
15
14
13
12
4
3
5
6
7
8
9
Q0
11
10
SEL0
SEL1
VCC
Q1
Q1
VEE
D0a
19
20
2
1
VCC
Q0
VBB0
D1a
D1b
D1b
D0a
C
SEL
H
L
TRUTH TABLE
Data
a
b
DW SUFFIX
PLASTIC SOIC PACKAGE
CASE 751D–04
1
20
PIN NAMES
Function
Input Data a
Input Data b
Individual Select Input
Common Select Input
True Outputs
Inverted Outputs
Pins
D0a–D1a
D0b–D1b
SEL0–SEL1
COM_SEL
Q0–Q1
Q0–Q1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100EL56DW | Dual Differential 2:1 Multiplexer |
| MC100LVEL91DW | Replaced by TPS2052B : 0.7A, 2.7-5.5V Dual (1In/ 2Out) Hi-Side MOSFET, Fault Report, Act-High Enable 8-SOIC -40 to 85 |
| MC100EL91DW | Triple PECL to ECL T ranslator |
| MC100LVEL92DW | Replaced by TPS2052B : 0.7A, 2.7-5.5V Dual (1In/ 2Out) Hi-Side MOSFET, Fault Report, Act-High Enable 8-SOIC -40 to 85 |
| MC10101FN | Dual J-K Flip-Flops With Clear 14-CDIP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100LVEL56DWG | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 3.3V ECL Dual Diff 2:1 Mux RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| MC100LVEL56DWR2 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 3.3V ECL Dual Diff RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| MC100LVEL56DWR2G | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 3.3V ECL Dual Diff 2:1 Mux RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| MC100LVEL58D | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 3.3V ECL 2:1 Mux RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| MC100LVEL58DG | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 3.3V ECL 2:1 Mux RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。