
Semiconductor Components Industries, LLC, 2004
March, 2004 Rev. 8
503
Publication Order Number:
MC10E211/D
MC10E211, MC100E211
5VECL 1:6 Differential
Clock Distribution Chip
The MC10E/100E211 is a low skew 1:6 fanout device designed
explicitly for low skew clock distribution applications.
The E211 features a multiplexed clock input to allow for the
distribution of a lower speed scan or test clock along with the high speed
system clock. When LOW (or left open in which case it will be pulled
LOW by the input pulldown resistor) the SEL pin will select the
differential clock input.
Both a common enable and individual output enables are provided.
When asserted the positive output will go LOW on the next negative
transition of the CLK (or SCLK) input. The enabling function is
synchronous so that the outputs will only be enabled/disabled when the
outputs are already in the LOW state. In this way the problem of runt
pulse generation during the disable operation is avoided. Note that the
internal flip flop is clocked on the falling edge of the input clock edge,
therefore all associated specifications are referenced to the negative
edge of the CLK input.
The output transitions of the E211 are faster than the standard
ECLinPS edge rates. This feature provides a means of distributing
higher frequency signals than capable with the E111 device. Because of
these edge rates and the tight skew limits guaranteed in the
specification, there are certain termination guidelines which must be
followed. For more details on the recommended termination schemes
please refer to the applications information section of this data sheet.
The VBB pin, an internally generated voltage supply, is available to
this device only. For singleended input conditions, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple VBB and
VCC via a 0.01 mF capacitor and limit current sourcing or sinking to
0.5 mA. When not used, VBB should be left open.
The 100 Series contains temperature compensation.
Guaranteed Low Skew Specification
Synchronous Enabling/Disabling
Multiplexed Clock Inputs
VBB Output for SingleEnded Use
Common and Individual Enable/Disable Control
High Bandwidth Output Transistors
PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V
NECL Mode Operating Range: VCC = 0 V with VEE = 4.2 V to 5.7 V
Internal Input 75 kW Pulldown Resistors
ESD Protection: Human Body Model; > 2 kV,
Machine Model; > 100 V
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
Moisture Sensitivity Level 1
For Additional Information, see Application Note AND8003/D
Flammability Rating: UL 94 V0 @ 0.125 in,
Oxygen Index: 28 to 34
Transistor Count = 457 devices
MARKING
DIAGRAMS
A
= Assembly Location
WL
= Wafer Lot
YY
= Year
WW
= Work Week
PLCC28
FN SUFFIX
CASE 776
MC10E211FN
AWLYYWW
MC100E211FN
AWLYYWW
128
http://onsemi.com
See detailed ordering and shipping information in the package
dimensions section on
page 511 of this data sheet.
ORDERING INFORMATION