- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98010 > MB91F464AAPMC-GSE2 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB91F464AAPMC-GSE2 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-100 |
| 文件頁(yè)數(shù)： | 15/95頁(yè) |
| 文件大?。?/td> | 2538K |
| 代理商： | MB91F464AAPMC-GSE2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)
MB91460A Series
22
■ CPU AND CONTROL UNIT
The FR family CPU is a high performance core that is designed based on the RISC architecture with advanced
instructions for embedded applications.
1.
Features
Adoption of RISC architecture
Basic instruction: 1 instruction per cycle
General-purpose registers: 32-bit 16 registers
4 Gbytes linear memory space
Multiplier installed
32-bit 32-bit multiplication: 5 cycles
16-bit 16-bit multiplication: 3 cycles
Enhanced interrupt processing function
Quick response speed (6 cycles)
Multiple-interrupt support
Level mask function (16 levels)
Enhanced instructions for I/O operation
Memory-to-memory transfer instruction
Bit processing instruction
Basic instruction word length: 16 bits
Low-power consumption
Sleep mode/stop mode
2.
Internal architecture
The FR family CPU uses the Harvard architecture in which the instruction bus and data bus are independent
of each other.
A 32-bit
16-bit buffer is connected to the 32-bit bus (D-bus) to provide an interface between the CPU and
peripheral resources.
A Harvard
Princeton bus converter is connected to both the I-bus and D-bus to provide an interface between
the CPU and the bus controller.
PRELIMINARY
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB91F464AA | 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP100 |
| MB91F465CAPMC-GSE2 | 32-BIT, FLASH, RISC MICROCONTROLLER, PQFP144 |
| MB91F466BA | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PQFP144 |
| MB91F464BA | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PQFP144 |
| MB91F467SAPMC-GSE2 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP176 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB91F464ABPMCR-GSE2 | 制造商:FUJITSU 功能描述:MCU 32BIT FR 416K FLASH 100LQFP |
| MB91F464BB | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91F464HB | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91F464HBPMC-GSE2 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91F465BB | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。