- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382288 > MB87L2250 (FUJITSU LTD) MPEG2 Transport, Video and Audio Decoder with integrated 32-Bit RISC CPU PDF資料下載
參數(shù)資料
| 型號： | MB87L2250 |
| 廠商： | FUJITSU LTD |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | MPEG2 Transport, Video and Audio Decoder with integrated 32-Bit RISC CPU |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| 封裝： | PLASTIC, FP-208 |
| 文件頁數(shù)： | 3/6頁 |
| 文件大小： | 127K |
| 代理商： | MB87L2250 |
Fujitsu Mikroelektronik GmbH Proprietary Information
3
Product Profile
October 1998
Edition 1.1
MB87L2250 - MPEG2 Decoder
Confidential
2.
General Features
2.1.
ARC 32-Bit RISC CPU
Pipelined 32-bit RISC Microprocessor
32 x 32 bit general purpose registers as standard
4 stage pipeline; 1 Kbyte I-Cache
8 Mbyte SRAM address space for instruction and data
8 Mbyte SDRAM address space for instruction and data
Basic core contains ALU for arithmetic and logic operations
2 and 3-operated instructions
9-bit sign-extended or 32-bit immediate data
Delayed branches
Conditional execution of regular instructions
Optional flag setting
Zero overhead loop feature
Score boarded delayed loads from memory
Loads and Stores support 32/16/8 bit data at any 32-bit address
Address write back for table traversal in memory
Access local RAM and control registers via special load & store instructions
Auxiliary register space provides a 32-bit address space separate from the memory system
-
Mapping MPEG registers and MPEG memory into auxiliary address space
-
Mapping ARC registers into auxiliary address space
Commercial development tools
-
MetaWare
High C
TM
‘C’ compiler, assembler, linker
-
MetaWare
SeeCode
TM
graphical debugger operates in 2 modes:
interfaces to hardware evaluation board, or: simulates software using a ‘C’ model of the ARC
2.2.
Host Interface (optional)
Three different CPU’s supported (FR30, 68xxx, SPARClite)
2.3.
Transport Demultiplex
Parallel or serial input format for transport stream
60 Mbit/s max. input data rate
MPEG-2 transport stream ISO/IEC 13818-1 compliant
DVB descrambler for TS and PES descrambling
Support for 32 PID’s:
-
1 PID for video / 1 PID for audio / 1 PID for Teletext (EBU Teletext SPB-492)
-
29 PID’s for section data (PAT, PMT, PSI and private SI as Electronic Program Guide etc.)
Flexible section processing like:
-
individual compare resource allocation to each stream
-
target number and compare length programmable on a stream base
-
maximum compare size of 32 targets
-
maximum compare length of 16 bytes (including TID)
-
special mode for version number filtering (not equal filtering)
-
each bit of all the targets individually maskable
-
overall compare capacity of 422 byte
-
IRQ generation at the end of a received section
-
IRQ generation at the end of a received packet
-
IRQ generation in case of incomplete section (verification with section length)
-
IRQ generation in case of continuity counter error
-
IRQ status register with stream number, IRQ source
-
stream disabling in case of section error
-
IRQ generation in case of incomplete section comparing (packet end)
-
all IRQ
s maskable on a stream base
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB87M2141 | MPEG-2 Decoder for Set-Top-Boxes |
| MB89202P-SH | 8-Bit Proprietary Microcontroller |
| MB89202PFV | 8-Bit Proprietary Microcontroller |
| MB89F202 | 8-Bit Proprietary Microcontroller |
| MB89F202P-SH | 8-Bit Proprietary Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB87M2141 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:MPEG-2 Decoder for Set-Top-Boxes |
| MB87M8412BGL-GE1 | 制造商:FUJITSU 功能描述: |
| MB87P2020 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Colour LCD/CRT/TV Controller |
| MB87P2020-A | 制造商:FUJITSU 功能描述: |
| MB87P2020-AE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。