參數(shù)資料
型號: MB86060
廠商: Fujitsu Limited
元件分類: DAC
英文描述: 16-Bit Interpolating Digital to Analog Converter
中文描述: 16位插數(shù)模轉(zhuǎn)換器
文件頁數(shù): 3/6頁
文件大?。?/td> 105K
代理商: MB86060
June 2000
Version 1.2
FME/MS/SFDAC1/FL_1/4270
MB86060
16-Bit Interpolating Digital to Analog Converter
Copyright 2000 Fujitsu Microelectronics Europe GmbH
Page 3 of 6
Segment Shuffling
The DAC core incorporates a proprietary segment shuffling capability which is provided to further improve
linearity, and hence improve SFDR. This feature reduces any signal level dependent effects on linearity as
the same code can be generated by the same number of MSB cells but taken from any quarter of the MSB
segments. Segment shuffling can be selected to operate every 4, 8 or 16 updates of the DAC output using
a random shuffle sequence between the four segments. Most performance improvement will be observed
when the device is used in one of the interpolating modes. The effect of segment shuffling is to produce a
spread noise spectrum, raising the overall noise
floor, but reducing the distortion. For minimum
distortion when generating low frequency
signals, it is recommended that the shuffling
clock rate is no more than 25MHz (DAC Rate /
Segment Shuffling setting). However, low
shuffle clock rates give reduced spreading out of
distortion components.
75
Noise Shaping
Second order noise shaping can be applied to
interpolated data prior to being passed to the
DAC core. When enabled this provides an
additional reduction in quantisation noise to that
gained through the use of interpolation filtering.
For the x4 interpolation mode this improvement
will be 16dB, equivalent to 2.7 bits.
Clock
The MB86060 incorporates a clock multiplier to generate the required internal x1, x2 and x4 clock signals
from an external reference. The clock multiplier is based on a delay-lock-loop whose delay is adjusted by
a charge pump controlled by a phase detector. A ‘Lock’ indicator is provided so that the system can monitor
the multiplier’s condition. For systems where a high frequency clock is available, or the lowest possible jitter
is required, then the clock multiplier may be disabled and the external clock used directly.
Interpolating Filters
The integration of interpolating filters provides a number of benefits to the system implementation. In
general, improved performance can be gained by using a higher DAC conversion rate effectively providing
a higher level of oversampling from the generated signal. For the designer, the problem with this approach
is generating the required high speed digital data, especially when considering high performance wide-
band designs with up to 50MHz of signal. Integrating this processing on-chip with the DAC alleviates this
problem.
60
65
70
80
85
90
95
0
10
20
30
40
Generated Frequency
(MHz)
S
(
50MSa/s Input Data Rate
x4 Mode, 200MSa/s DAC Rate
Noise Shaper On, Dither Off
Amplitude = -1dBFS
Shuffle On
Shuffle Off
Single Tone SFDR Performance
相關(guān)PDF資料
PDF描述
MB86060PFV 16-Bit Interpolating Digital to Analog Converter
MB86064 Dual 14-bit 1GSa/s DAC
MB87014 CMOS PLL Frequency Synthesizer
MB87014A ER 10C 10#16 PIN RECP WALL
MB87014AFP CMOS PLL Frequency Synthesizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB86060PFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-Bit Interpolating Digital to Analog Converter
MB86060PMCR-G-BNDE1 功能描述:DAC 12BIT 400MSA/S 80LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
MB86064 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Dual 14-bit 1GSa/s DAC
MB86064_09 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:High-Performance Digital to Analog Converters
MB86064PB-G 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Dual 14-bit 1GSa/s DAC Development Kit