Dual I2S Stereo Audio Codec _______________" />
參數(shù)資料
型號(hào): MAX9880AETM+
廠商: Maxim Integrated Products
文件頁數(shù): 53/70頁
文件大小: 0K
描述: IC CODEC AUDIO STEREO 48TQFN
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 1
類型: 立體聲音頻
數(shù)據(jù)接口: I²C,I²S,串行,SPI?
ADC / DAC 數(shù)量: 2 / 2
三角積分調(diào)變:
動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db): 82 / 96
電壓 - 電源,模擬: 1.65 V ~ 1.95 V
電壓 - 電源,數(shù)字: 1.65 V ~ 1.95 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 48-TQFN-EP(6x6)
包裝: 管件
MAX9880A
Low-Power, High-Performance
Dual I2S Stereo Audio Codec
______________________________________________________________________________________
57
CS
SCLK
DIN
DOUT
tCSS
tCH
tDH
tDS
tDO
tDZ
tDEN
tCL
tCSH
tCP
tCSW
Figure 10. SPI Interface Timing Diagram
CS
SCLK
DIN
DOUT
HIGH-Z
R/W
ADDR9
ADDR0
UNUSED4
UNUSED0
D7
D0
1 DATA BYTE
Figure 11. Writing 1 Byte of Data to the MAX9880A
Serial Peripheral Interface (SPI)
Chip Select (
CS)
The MAX9880A SPI interface is active only when CS is
low. When CS is high, the MAX9880A configures the
DOUT output for high impedance and resets the inter-
nal SPI logic. If CS goes high in the middle of an SPI
transfer, all the data is discarded. When CS is low,
unless the register address is correctly decoded by the
MAX9880A, the DOUT output is high impedance.
Serial Clock (SCLK)
The SPI master provides the SCLK signal to clock the
SPI interface. SCLK has an upper frequency limit of
25MHz. The MAX9880A samples the DIN input data on
the falling edge of SCLK and changes the output data
on the rising edge of SCLK. The MAX9880A ignores
SCLK transitions when CS is high.
Serial-Data In (DIN) and Serial-Data Out (DOUT)
The SPI frame is organized into 24 bits. The first 16 bits
consist of the R/W enable bit, followed by the 10 regis-
ter address bits and 5 unused bits. The next 8 bits are
data bits, sent most significant bit first.
For an SPI write transfer, write a 1 to the R/W bit, fol-
lowed by the 10 register address bits, 5 unused bits,
then the 8 data bits.
Figure 11 illustrates the proper frame format for writing
one byte of data to the MAX9880A. Additional 24-bit
frames can be sent while CS remains low. The DOUT
output is high impedance during a write operation.
For an SPI read transfer, write a zero to the R/W bit, fol-
lowed by the 10 register address bits and 5 unused
bits. Any data sent after the register address bits are
ignored. The internal contents of the register being read
相關(guān)PDF資料
PDF描述
MB86064PB-GE1 DAC 14BIT 1GSA/S DUAL 12-EFBGA
MC100EL1648MELG IC OSC VCO 1.1GHZ 14SOEIAJ
MC100EP195BMNG IC DELAY LINE 1024TAP 32-QFN
MC100EP196BFAG IC DELAY LINE 1024TAP 32-LQFP
MC100EP196FAR2 IC DELAY LINE 1024TAP 32-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX9880AETM+ 功能描述:接口—CODEC Stereo Audio CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
MAX9880AETM+T 功能描述:接口—CODEC Stereo Audio CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
MAX9880AEVKIT# 功能描述:音頻 IC 開發(fā)工具 MAX9880A Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
MAX9880AEVKIT+ 功能描述:音頻 IC 開發(fā)工具 MAX9880A Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
MAX9880AEWM+T 功能描述:接口—CODEC Stereo Audio CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel