
MAX9273
22-Bit GMSL Serializer with Coax or
STP Cable Drive
34
Maxim Integrated
serializer and deserializer have unequal DBL settings
and HVEN = 0, then HS/VS inversion should only be used
on the side that has DBL = 1. HS/VS encoding sends
packets when HSYNC or VSYNC is low, use HS/VS inver-
sion register bits if the input HSYNC and VSYNC signals
use an active-low convention to send data packets dur-
ing the inactive pixel clock periods.
Serial Output
The driver output is programmable for two types of cable:
100I twisted pair and 50I coax (contact the factory for
serializers with 75I cable drive).
Coax-Mode Splitter
In coax mode, OUT+ and OUT- are active. This enables
use as a 1:2 splitter (
Figure 31). In coax mode, connect
OUT+ to IN+ of the deserializer. Connect OUT- to IN- of
the second deserializer. Control-channel data is broad-
cast from the serializer to both deserializers and their
attached peripherals. Assign a unique device address to
send control data to one deserializer. Leave all unused
IN_ pins unconnected, or connect them to ground
through 50I and a capacitor for increased power-supply
rejection. If OUT- is not used, connect OUT- to AVDD
at the serializer, and at each deserializer, only one FC
can communicate at a time. Disable one splitter control-
channel link to prevent contention. Use the DIS_REV_P or
DIS_REV_N register bits to disable a control-channel link.
Configuration Inputs (CONF1, CONF0)
CONF1 and CONF0 determine the power-up values of the
serial output type, the input data latch, and the control-
channel interface type
(Table 9). These functions can
be changed after power-up by writing to the appropriate
register bits
Figure 31. 2:1 Coax-Mode Splitter Connection Diagram
Figure 32. Coax-Mode Connection Diagram
Table 9. Configuration Input Map
CONF1
CONF0
CxTP
(OUT+/OUT- OUTPUT TYPE)
ES
(PCLKIN LATCH EDGE)
I2CSEL
(CONTROL-CHANNEL TYPE)
Low
1 (coax)
1 (falling)
1 (I2C-to-I2C)
Low
Mid
1 (coax)
1 (falling)
0 (UART-to-I2C/UART)
Low
High
1 (coax)
0 (rising)
1 (I2C-to-I2C)
Mid
Low
1 (coax)
0 (rising)
0 (UART-to-I2C/UART)
Mid
0 (STP)
1 (falling)
1 (I2C-to-I2C)
Mid
High
0 (STP)
1 (falling)
0 (UART-to-I2C/UART)
High
Low
0 (STP)
0 (rising)
1 (I2C-to-I2C)
High
Mid
0 (STP)
0 (rising)
0 (UART-to-I2C/UART)
High
Do not use
OUT+
OUT-
IN+
IN-
IN+
IN-
GMSL
DESERIALIZER
GMSL
DESERIALIZER
MAX9273
OUT+
OUT-
IN+
IN-
AVDD
50I
GMSL
DESERIALIZER
MAX9273