參數(shù)資料
型號: MAX9112ESA+T
廠商: Maxim Integrated Products
文件頁數(shù): 7/8頁
文件大小: 0K
描述: IC DRVR DUAL LVDS 8-SOIC
產(chǎn)品培訓模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 2,500
類型: 驅(qū)動器
驅(qū)動器/接收器數(shù): 2/0
規(guī)程: LVDS
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
封裝/外殼: 8-SOIC(0.154",3.90mm 寬)
供應商設備封裝: 8-SOIC
包裝: 帶卷 (TR)
Differential Traces
Output trace characteristics affect the performance of
the MAX9110/MAX9112. Use controlled impedance
traces to match trace impedance to both transmission
medium impedance and termination resistor. Eliminate
reflections and ensure that noise couples as common
mode by running the differential traces close together.
Reduce skew by matching the electrical length of the
traces. Excessive skew can result in a degradation of
magnetic field cancellation.
Maintain the distance between the differential traces to
avoid discontinuities in impedance. Avoid 90° turns and
minimize the number of vias to further prevent imped-
ance discontinuities.
Cables and Connectors
Transmission media should have a differential charac-
teristic impedance of about 100
Ω. Use cables and con-
nectors that have matched impedance to minimize
impedance discontinuities.
Avoid the use of unbalanced cables, such as ribbon or
simple coaxial cable. Balanced cables, such as twisted
pair, offer superior signal quality and tend to generate
less EMI due to canceling effects. Balanced cables
tend to pick up noise as common mode, which is
rejected by the LVDS receiver.
Termination
Termination resistors should match the differential char-
acteristic impedance of the transmission line. Because
the MAX9110/MAX9112 are current-steering devices,
an output voltage will not be generated without a termi-
nation resistor. Output voltage levels are dependent
upon the termination resistor value. Resistance values
may range between 75
Ω and 150Ω.
Minimize the distance between the termination resistor
and receiver inputs. Use a single 1% to 2% surface-
mount resistor across the receiver inputs.
Board Layout
For LVDS applications, a four-layer PC board that pro-
vides separate power, ground, LVDS signals, and input
signals is recommended. Isolate the input and LVDS sig-
nals from each other to prevent coupling. Separate the
input and LVDS signal planes with the power and ground
planes for best results.
MAX9110/MAX9112
Single/Dual LVDS Line Drivers with
Ultra-Low Pulse Skew in SOT23
_______________________________________________________________________________________
7
MAX9110 TRANSISTOR COUNT: 765
MAX9112 TRANSISTOR COUNT: 765
PROCESS: CMOS
Chip Information
RT = 100
Ω
0.001
μF
0.1
μF
+3.3V
DIN_
MAX9110
MAX9112
MAX9111
MAX9113
OUT_
LVDS
0.001
μF
0.1
μF
+3.3V
RECEIVER
DRIVER
Typical Operating Circuit
相關PDF資料
PDF描述
MAX9113ESA+ IC LINE RCVR LVDS DUAL 8SOIC
MAX9122EUE+T IC LINE RCVR LVDS QUAD 16TSSOP
MAX9123EUE+T IC LINE DRVR LVDS QUAD 16TSSOP
MAX9124EUE+T IC QUAD LVDS LINE DRIVER 16TSSOP
MAX9126EUE+T IC QUAD LVDS LINE RCVR 16-TSSOP
相關代理商/技術(shù)參數(shù)
參數(shù)描述
MAX9113 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Single/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23
MAX9113ASA/V+ 制造商:Maxim Integrated Products 功能描述:- Rail/Tube
MAX9113ASA/V+T 制造商:Maxim Integrated Products 功能描述:- Tape and Reel
MAX9113EKA 制造商:Maxim Integrated Products 功能描述:SINGLE / DUAL LVDS LINE RECEIVER WITH ULTRA-L - Rail/Tube
MAX9113EKA/GH9 制造商:Maxim Integrated Products 功能描述:SINGLE/DUAL LVDS LINE RECEIVERS WITH ULTRA-LOW PULSE SKEW IN - Bulk