參數(shù)資料
型號(hào): MAX6889ETJ+
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: 電源管理
英文描述: EEPROM-Programmable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors
中文描述: 8-CHANNEL POWER SUPPLY MANAGEMENT CKT, PQCC32
封裝: 5 X 5 MM, TQFN-32
文件頁(yè)數(shù): 25/40頁(yè)
文件大?。?/td> 255K
代理商: MAX6889ETJ+
MAX6889/MAX6890/MAX6891
EEPROM-Programmable, Octal/Hex/Quad,
Power-Supply Sequencers/Supervisors
______________________________________________________________________________________
31
MAX6889/MAX6890/MAX6891MAX6889/MAX6890/MAX6891MAX6889/MAX6890/MAX6891
master device to generate a clock signal. The master
device (typically a microcontroller) generates SCL and ini-
tiates data transfer on the bus.
A master device communicates to the MAX6889/
MAX6890/MAX6891 by transmitting the proper address
followed by command and/or data words. Each trans-
mit sequence is framed by a START (S) or REPEATED
START (SR) condition and a STOP (P) condition. Each
word transmitted over the bus is 8 bits long and is
always followed by an acknowledge pulse.
SCL is a logic input, while SDA is an open-drain
input/output. SCL and SDA both require external pullup
resistors to generate the logic-high voltage. Use 4.7k
resistors for most applications.
Bit Transfer
Each clock pulse transfers one data bit. The data on
SDA must remain stable while SCL is high (Figure 4),
otherwise the MAX6889/MAX6890/MAX6891 register a
START or STOP condition (Figure 5) from the master.
SDA and SCL idle high when the bus is not busy.
Start and Stop Conditions
A master device signals the beginning of a transmission
with a START (S) condition (Figure 5) by transitioning
SDA from high to low while SCL is high. The master
device issues a STOP (P) condition (Figure 5) by transi-
tioning SDA from low to high while SCL is high. A STOP
condition frees the bus for another transmission. The bus
remains active if a REPEATED START condition is gener-
ated, such as in the read byte or block read protocol
(see Figure 8). Both SCL and SDA are high when the bus
is not busy.
Early STOP Conditions
The MAX6889/MAX6890/MAX6891 recognize a STOP
condition at any point during transmission except if a
STOP condition occurs in the same high pulse as a
START condition. This condition is not a legal I2C for-
mat. At least one clock pulse must separate any START
and STOP condition.
Repeated START Conditions
A REPEATED START (SR) condition may indicate a
change of data direction on the bus. Such a change
occurs when a command word is required to initiate a
read operation (see Figure 8). SR may also be used
when the bus master is writing to several I2C devices
and does not want to relinquish control of the bus. The
MAX6889/MAX6890/MAX6891 serial interface supports
continuous write operations with or without an SR condi-
tion separating them. Continuous read operations
require SR conditions because of the change in direction
of data flow.
Acknowledge
The acknowledge bit (ACK) is the 9th bit attached to any
8-bit data word. The receiving device always generates
an ACK. The MAX6889/MAX6890/MAX6891 generate an
ACK when receiving an address or data by pulling SDA
low during the 9th clock period (Figure 6). When trans-
mitting data, such as when the master device reads data
back from the MAX6889/MAX6890/MAX6891, the
MAX6889/MAX6890/MAX6891 wait for the master device
to generate an ACK. Monitoring ACK allows for detection
of unsuccessful data transfers. An unsuccessful data
transfer occurs if the receiving device is busy or if a sys-
tem fault has occurred. In the event of an unsuccessful
DATA LINE STABLE,
DATA VALID
SDA
SCL
CHANGE OF
DATA ALLOWED
Figure 4. Bit Transfer
P
S
START
CONDITION
SDA
SCL
STOP
CONDITION
Figure 5. Start and Stop Conditions
相關(guān)PDF資料
PDF描述
MAX708SMJA/883B 1-CHANNEL POWER SUPPLY SUPPORT CKT, CDIP8
MAX8867C/D25 2.5 V FIXED POSITIVE LDO REGULATOR, 0.12 V DROPOUT, UUC5
MAYS0750Z 7.5 V, 0.15 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE
MB(2)P-90S 2 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER
MB(2)P-90 2 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX6889ETJ+ 功能描述:監(jiān)控電路 EEPROM-Prog Octal Power-Sup Sequencer RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開(kāi)關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
MAX6889ETJ+T 功能描述:監(jiān)控電路 EEPROM-Prog Octal Power-Sup Sequencer RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開(kāi)關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
MAX6889ETJ-T 功能描述:監(jiān)控電路 RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開(kāi)關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
MAX6889EVCMAXQ 功能描述:監(jiān)控電路 EEPROM-Programmable Octal/Hex/Quad Power-Supply Sequencers/Supervisors RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開(kāi)關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
MAX6889EVCMAXQU 功能描述:監(jiān)控電路 Evaluation Kit/Evaluation System for the MAX6889 RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開(kāi)關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel