- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2089 > MAX6621AUB+ (Maxim Integrated Products)IC TRANSL PECI TO I2C 10-UMAX PDF資料下載
參數(shù)資料
| 型號： | MAX6621AUB+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 6/18頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TRANSL PECI TO I2C 10-UMAX |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 邏輯功能： | * |
| 位數(shù)： | * |
| 輸入類型： | PECL |
| 輸出類型： | I²C? |
| 數(shù)據(jù)速率： | 400kbs |
| 通道數(shù)： | 1 |
| 輸出/通道數(shù)目： | * |
| 差分 - 輸入:輸出： | * |
| 傳輸延遲（最大）： | * |
| 電源電壓： | * |
| 工作溫度： | -20°C ~ 120°C |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-µMAX |
| 包裝： | 管件 |
MAX6621
specified register. These write and read transmissions
can be joined using a repeated START even though the
MAX6621 7-bit slave address needs to be present pre-
ceding the R/W bits.
Start and Stop Conditions
Both SCL and SDA remain high when the interface is
not busy. A master signals the beginning of a transmis-
sion with a START (S) condition by transitioning SDA
from high to low while SCL is high. When the master
has finished communicating with the slave, it issues a
STOP (P) condition by transitioning SDA from low to
high while SCL is high. The bus is then free for another
transmission (Figure 6).
Data Transfer and Acknowledge
One data bit is transferred during each clock pulse.
The data on SDA must remain stable while SCL is high
(Figure 7).
The acknowledge bit is a clocked 9th bit that the recipi-
ent uses to handshake receipt of each byte of data
(Figure 8). Thus, each byte transferred effectively
requires 9 bits. The master generates the 9th clock
pulse, and the recipient pulls down SDA during the
acknowledge clock pulse so that the SDA line is stable
low during the high period of the clock pulse. When the
master is transmitting to the MAX6621, the MAX6621
generates the acknowledge bit because the MAX6621
is the recipient. When the MAX6621 is transmitting to
the master, the master generates the acknowledge bit
because the master is the recipient.
Slave Address
The MAX6621 has a 7-bit long slave address (Figure 9).
The 8th bit following the 7-bit slave address is the R/W
bit. The R/W bit is low for a write command and high for
a read command.
PECI-to-I2C Translator
14
______________________________________________________________________________________
SDA
SCL
START
CONDITION
STOP
CONDITION
S
P
Figure 6. Start and Stop Conditions
SDA
SCL
DATA LINE STABLE;
DATA VALID
CHANGE OF DATA
ALLOWED
Figure 7. Bit Transfer
SCL
SDA BY
TRANSMITTER
CLOCK PULSE
FOR ACKNOWLEDGEMENT
START
CONDITION
SDA BY
RECEIVER
12
89
S
Figure 8. Acknowledge
0
1
A2
A1
A0
ACK
0
SDA
SCL
Figure 9. Slave Address
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX7428EKA+T | IC FILTER BUFFER VID SOT23-8 |
| MAX7450ESA+T | IC CONDITIONER VIDEO 8-SOIC |
| MAX7453CSA+ | IC FILTER BUFFER VID 8-SOIC |
| MAX7456EUI+T | IC DISPLAY 1CH W/EEPROM 28TSSOP |
| MAX7461EUK+T | IC ALARM LOSS-OF-SYNC SOT23-5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX6621AUB+ | 功能描述:轉(zhuǎn)換 - 電壓電平 MAX6621 PROTOCOL CONVERTER USOP PB RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| MAX6621AUB+T | 功能描述:轉(zhuǎn)換 - 電壓電平 PECI-to-I2C Translator RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| MAX6621AUB+TG48 | 制造商:Maxim Integrated Products 功能描述:MAX6621 PROTOCOL CONVERTER USOP PB - Tape and Reel |
| MAX66220ETA+ | 制造商:Maxim Integrated Products 功能描述:HF 4KBIT EEPROM - Rail/Tube |
| MAX66220ETA+T | 制造商:Maxim Integrated Products 功能描述:HF 4KBIT EEPROM T&R - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。