- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384667 > MAX3875 (Maxim Integrated Products, Inc.) 16-Channel LVDM Transceiver 64-TSSOP -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | MAX3875 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | 16-Channel LVDM Transceiver 64-TSSOP -40 to 85 |
| 中文描述： | 2.5Gbps、低功耗、+3.3V時鐘恢復(fù)與數(shù)據(jù)再定時IC |
| 文件頁數(shù)： | 7/8頁 |
| 文件大小： | 126K |
| 代理商： | MAX3875 |
Input and Output T erminations
The MAX3875’s digital outputs (SDO+, SDO-, SCLKO+,
SCLKO-) are designed to interface with PECL signal
levels. It is important to bias these ports appropriately.
A circuit that provides a Thevenin equivalent of 50
to
V
CC
- 2V can be used with fixed impedance transmis-
sion lines for proper termination. To ensure best perfor-
mance, the differential outputs must have balanced
loads. The input termination can be driven differentially,
or can be driven single-ended by externally biasing
SDI- or SLBI- to the center of the voltage swing.
J itter T oleranc e and Input
S ensitivity T rade-Offs
When the received data amplitude is higher than
50mVp-p, the MAX3875 provides a typical jitter toler-
ance of 0.45UI at jitter frequencies greater than 10MHz.
The SDH/SONET jitter tolerance specification is 0.15UI,
leaving a jitter allowance of 0.3UI for receiver preampli-
fier and postamplifier design.
The BER is better than 1
·
10
-10
for input signals greater
than 10mVp-p. At 10mVp-p, jitter tolerance will be
degraded, but will still be above the SDH/SONET
requirement. The user can make a trade-off between jit-
ter tolerance and input sensitivity according to the spe-
cific application. Refer to the Typical Operating
Characteristics for J itter Tolerance and BER vs. Input
Amplitude graphs.
Applic ations Information
Consec utive Identic al Digits (CID)
The MAX3875 has a low phase and frequency drift in
the absence of data transitions. As a result, long runs of
consecutive zeros and ones can be tolerated while
maintaining a BER of 1
·
10
-10
. The CID tolerance is
tested using a 2
13
- 1 PRBS, substituting a long run of
zeros to simulate the worst case. A CID tolerance of
2000 bits is typical.
Phase Adjust
The internal clock is aligned to the center of the data
eye. For specific applications this sampling position
can be shifted using the PHADJ inputs to optimize BER
performance. The PHADJ inputs operate with differen-
tial input voltages up to ±1.5V. A simple resistor-divider
with a bypass capacitor is sufficient to set these levels.
When the PHADJ inputs are not used, they should be
tied directly to V
CC
.
S ystem Loopbac k
The MAX3875 is designed to allow system loopback
testing. The user can connect a serializer output in a
transceiver directly to the SLBI+ and SLBI- inputs of the
MAX3875 for system diagnostics. To select the SLBI±
inputs, apply a TTL logic high to the SIS pin.
PECL Input Levels
When interfacing with differential PECL input levels, it is
important to attenuate the signal while still maintaining
50
termination (Figure 6). AC coupling is also
required to maintain the input common-mode level.
Layout
The MAX3875’s performance can be significantly
affected by circuit board layout and design. Use good
high-frequency design techniques, including minimiz-
ing ground inductance and using fixed-impedance
transmission lines on the data and clock signals.
Power-supply decoupling should be placed as close to
V
CC
as possible. Take care to isolate the input from the
output signals to reduce feedthrough.
M
2.5Gbps, Low-Power, +3.3V
Cloc k Rec overy and Data Retiming IC
_______________________________________________________________________________________
7
MAX3875
50
50
V
CC
100
PECL
LEVELS
SDI+
25
25
0.1
μ
F
0.1
μ
F
SDI-
Figure 6. PECL Input Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX3876EHJ | 2.5Gbps, Low-Power, #.3V Clock Recovery and Data Retiming IC |
| MAX3876 | 16-Channel LVDM Transceiver 64-TSSOP -40 to 85 |
| MAX3877EHJ | 2.5Gbps, +3.3V Clock and Data Retiming ICs with Vertical Threshold Adjust |
| MAX3877 | Half-Duplex LVDM Transceiver 8-SOIC -40 to 85 |
| MAX3878EHJ | 2.5Gbps, +3.3V Clock and Data Retiming ICs with Vertical Threshold Adjust |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX3875AE/D | 功能描述:通信集成電路 - 若干 RoHS:否 制造商:Maxim Integrated 類型:Transport Devices 封裝 / 箱體:TECSBGA-256 數(shù)據(jù)速率:100 Mbps 電源電壓-最大:1.89 V, 3.465 V 電源電壓-最小:1.71 V, 3.135 V 電源電流:50 mA, 225 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube |
| MAX3875AEHJ | 功能描述:通信集成電路 - 若干 RoHS:否 制造商:Maxim Integrated 類型:Transport Devices 封裝 / 箱體:TECSBGA-256 數(shù)據(jù)速率:100 Mbps 電源電壓-最大:1.89 V, 3.465 V 電源電壓-最小:1.71 V, 3.135 V 電源電流:50 mA, 225 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube |
| MAX3875AEHJ-T | 功能描述:通信集成電路 - 若干 RoHS:否 制造商:Maxim Integrated 類型:Transport Devices 封裝 / 箱體:TECSBGA-256 數(shù)據(jù)速率:100 Mbps 電源電壓-最大:1.89 V, 3.465 V 電源電壓-最小:1.71 V, 3.135 V 電源電流:50 mA, 225 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube |
| MAX3875E/D | 功能描述:通信集成電路 - 若干 RoHS:否 制造商:Maxim Integrated 類型:Transport Devices 封裝 / 箱體:TECSBGA-256 數(shù)據(jù)速率:100 Mbps 電源電壓-最大:1.89 V, 3.465 V 電源電壓-最小:1.71 V, 3.135 V 電源電流:50 mA, 225 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube |
| MAX3875E/D DIE | 制造商:Maxim Integrated Products 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。