![](http://datasheet.mmic.net.cn/200000/MAX16049ATN-_datasheet_15081692/MAX16049ATN-_53.png)
MAX16047A/MAX16049A
LOAD ADDRESS: This is an extension to the standard
IEEE 1149.1 instruction set to support access to the
memory in the MAX16047A/MAX16049A. When the
LOAD ADDRESS instruction latches into the instruction
register, TDI connects to TDO through the 8-bit memory
address test data register during the shift-DR state.
READ DATA: This is an extension to the standard IEEE
1149.1 instruction set to support access to the memory
in the MAX16047A/MAX16049A. When the READ DATA
instruction latches into the instruction register, TDI con-
nects to TDO through the 8-bit memory read test data
register during the shift-DR state.
WRITE DATA: This is an extension to the standard
IEEE 1149.1 instruction set to support access to the
memory in the MAX16047A/MAX16049A. When the
WRITE DATA instruction latches into the instruction reg-
ister, TDI connects to TDO through the 8-bit memory
write test data register during the shift-DR state.
REBOOT: This is an extension to the standard IEEE
1149.1 instruction set to initiate a software controlled
reset to the MAX16047A/MAX16049A. When the
REBOOT instruction latches into the instruction register,
the MAX16047A/MAX16049A resets and immediately
begins the boot-up sequence.
SAVE: This is an extension to the standard IEEE 1149.1
instruction set that triggers a fault log. The current ADC
conversion results along with fault information are
saved to EEPROM depending on the configuration of
the Critical Fault Log Control register (r47h).
SETEXTRAM: This is an extension to the standard IEEE
1149.1 instruction set that allows access to the extend-
ed page. Extended registers include ADC conversion
results and GPIO input/output data.
RSTEXTRAM: This is an extension to the standard IEEE
1149.1 instruction set. Use RSTEXTRAM to return to the
default page and disable access to the extended page.
SETEEPADD: This is an extension to the standard IEEE
1149.1 instruction set that allows access to the EEPROM
page. Once the SETEEPADD command has been sent, all
addresses are recognized as EEPROM addresses only.
User EEPROM (r9Ch to rFFh) cannot be accessed from
the JTAG interface. Use the SMBus interface to access
user EEPROM.
RSTEEPADD: This is an extension to the standard IEEE
1149.1 instruction set. Use RSTEEPADD to return to the
default page and disable access to the EEPROM.
Applications Information
Unprogrammed Device Behavior
When the EEPROM has not been programmed using the
JTAG or I2C interface, the default configuration of the
EN_OUT_ outputs is open-drain active-low. If it is neces-
sary to hold an EN_OUT_ high or low to prevent prema-
ture startup of a power supply before the EEPROM is
programmed, connect a resistor to ground or the supply
voltage. Avoid connecting a resistor to ground if the out-
put is to be configured as open-drain with a separate
pullup resistor.
Device Behavior at Power-Up
When VCC is ramped from 0V, the RESET output is high
impedance until VCC reaches 1.4V, at which point it is
driven low. All other outputs are high impedance until
VCC reaches 2.85V, when the EEPROM contents are
copied into register memory, and after which the out-
puts assume their programmed states. If EN is driven by
external logic instead of from the center tap of a VCC-
connected resistive divider, ensure that an active-high
pulse occurs on EN within 1.5ms of VCC exceeding
2.85V. If the external driving logic is in the high-imped-
ance state during power-up, this pulse can be created
by connecting an external pullup resistor to EN
Maintaining Power During a
Fault Condition
Power to the MAX16047A/MAX16049A must be main-
tained for a specific period of time to ensure a success-
ful EEPROM fault log operation during a fault that
removes power to the circuit. The amount of time
required depends on the settings in the fault control
register (r47h[1:0]) according to Table 30.
Maintain power for shutdown during fault conditions in
applications where the always-on power supply cannot
be relied upon by placing a diode and a large capaci-
Table 30. EEPROM Fault Log Operation
Period
FAULT CONTROL
REGISTER VALUE
r47h[1:0]
DESCRIPTION
REQUIRED
PERIOD
tFAULT_SAVE (ms)
00
Failed lines and
ADC values saved
306
01
Failed lines saved
90
10
ADC values saved
252
11
No information
saved
—
12-Channel/8-Channel EEPROM-Programmable
System Managers with Nonvolatile Fault Registers
______________________________________________________________________________________
53