- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9950 > MAX159BEUA+T (Maxim Integrated Products)IC ADC 10BIT 108KSPS 8-UMAX PDF資料下載
參數(shù)資料
| 型號： | MAX159BEUA+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 3/16頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 108KSPS 8-UMAX |
| 標準包裝： | 2,500 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 108k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 2.7mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應商設(shè)備封裝： | 8-uMAX |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個偽差分，單極 |
etc. Therefore, SNR is computed by taking the ratio of
the RMS signal to the RMS noise (which includes all
spectral components minus the fundamental), the first
five harmonics, and the DC offset.
Signal-to-Noise Plus Distortion (SINAD)
Signal-to-noise plus distortion is the ratio of the funda-
mental input frequency’s RMS amplitude to RMS equiv-
alent of all other ADC output signals:
Effective Number of Bits (ENOB)
ENOB indicates the global accuracy of an ADC at a
specific input frequency and sampling rate. An ideal
ADC’s error consists of quantization noise only. With an
input range equal to the full-scale range of the ADC,
calculate the effective number of bits as follows:
ENOB = (SINAD - 1.76) / 6.02
Total Harmonic Distortion (THD)
THD is the ratio of the RMS sum of the first five harmon-
ics of the input signal to the fundamental itself. This is
expressed as:
where V1 is the fundamental amplitude and V2 through
V5 are the amplitudes of the 2nd through 5th-order har-
monics.
Spurious-Free Dynamic Range (SFDR)
SFDR is the ratio of RMS amplitude of the fundamental
(maximum signal component) to the RMS value of the
next largest spurious component, excluding DC offset.
Connection to Standard Interfaces
The MAX157/MAX159 interface is fully compatible with
SPI/QSPI and MICROWIRE standard serial interfaces.
If a serial interface is available, establish the CPU’s seri-
al interface as master so that the CPU generates the
serial clock for the MAX157/MAX159. Select a clock fre-
quency from 100kHz to 2.17MHz (external clock mode).
1) Use a general-purpose I/O line on the CPU to pull
CS/SHDN low while SCLK is low.
2) Wait for the minimum wake-up time (tWAKE) speci-
fied before activating SCLK.
3) Activate SCLK for a minimum of 16 clock cycles. The
first falling clock edge will generate a serial data-
stream of three leading ones, followed by the chan-
nel identification, the MSB of the digitized input
signal, and two sub-bits. DOUT transitions on
SCLK’s falling edge and is available in MSB-first for-
mat. Observe the SCLK to DOUT valid timing char-
acteristic. Data should be clocked into the P on
SCLK’s rising edge.
4) Pull CS/SHDN high at or after the 16th falling clock
edge. If CS/SHDN remains low, trailing zeros will be
clocked out after the sub-bits.
5) With CS/SHDN high, wait at least 60ns (tCS), before
starting a new conversion by pulling CS/SHDN low.
A conversion can be aborted by pulling CS/SHDN
high before the conversion ends; wait at least 60ns
before starting a new conversion.
Data can be output either in two 8-bit sequences or
continuously. The bytes will contain the result of the
conversion padded with three leading ones, the chan-
nel identification before the MSB, and two trailing sub-
bits. If the serial clock hasn’t been idled after the last
sub-bit (S0) and CS/SHDN is kept low, DOUT sends
trailing zeros.
SPI and MICROWIRE Interface
When using SPI (Figure 8a) or MICROWIRE (Figure 8b)
interfaces, set CPOL = 0 and CPHA = 0. Conversion
begins with a falling edge on CS/SHDN (Figure 8c). Two
consecutive 8-bit readings are necessary to obtain the
entire 10-bit result from the ADC. DOUT data transitions
on the serial clock’s falling edge and is clocked into the
P on SCLK’s rising edge. The first 8-bit data stream
contains three leading ones, followed by channel identi-
fication and the first four data bits starting with the MSB.
The second 8-bit data stream contains the remaining
bits, D5 through D0, and the sub-bits S1 and S0.
THD = 20
log
V
+ V
V
22
32
42
52
12
()
SINAD(dB) = 20
log
Signal
(Noise + Distortion)
RMS
MAX157/MAX159
+2.7V, Low-Power, 2-Channel,
108ksps, Serial 10-Bit ADCs in 8-Pin MAX
______________________________________________________________________________________
11
Table 1. Serial Output Data Stream for Internal and External Clock Mode
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
CHID
1
EOC
DOUT (Internal Clock)
14
13
12
11
10
9
8
7
6
5
4
3
2
1
SCLK CYCLE
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
CHID
1
DOUT (External Clock)
S0
S1
S0
S1
16
15
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B6H-IV-F4 | CONVERTER MOD DC/DC 52V 150W |
| MS3100E22-23P | CONN RCPT 8POS WALL MNT W/PINS |
| GTC06AF-16-10S | CONN PLUG 3POS STRAIGHT W/SCKT |
| MAX1238LEEE+ | IC ADC 12BIT SERIAL 16-QSOP |
| ISL81486IUZ-T | IC TXRX RS485/422 5V HS 8-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX15D | 制造商:Lanzar 功能描述:Dual 4 Ohm 1200W Peak 15 Paper Cone Dual Vc Woofer 制造商:LANZAR 功能描述:15 PAPER CONE DUAL VC WOOFER DUAL 4 OHM 1200W PEAK |
| MAX15NG | 功能描述:散熱片 Max Clip D61 13.5lb 13.2x18mm RoHS:否 制造商:Ampro By ADLINK 產(chǎn)品:Heat Sink Accessories 安裝風格:Through Hole 散熱片材料: 散熱片樣式: 熱阻: 長度: 寬度: 高度: 設(shè)計目的:Express-HRR |
| MAX15-V | 制造商:Aavid Thermalloy 功能描述:HEAT SINK CLIP - VERTICAL MAX TO220 |
| MAX16 | 功能描述:MAX CLIP RoHS:否 類別:風扇，熱管理 >> 熱敏 - 配件 系列:Max Clip System™ 標準包裝:1 系列:- 附件類型:基礎(chǔ)組件 適用于相關(guān)產(chǎn)品:Intel Pentium II Xeon 其它名稱:073974-0004073974-0004-E07397400040739740004-E73974-0004-E739740004739740004-E |
| MAX16000ATC | 制造商:Maxim Integrated Products 功能描述:LOW-VOLTAGE, QUAD-/HEX-/OCTAL-VOLTAGE MICROPR - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。