參數(shù)資料
型號： MAX1358BETL+TW
廠商： Maxim Integrated Products
文件頁數(shù)： 4/71頁
文件大?。?/td> 0K
描述： DAS 16BIT DUAL 10:1 40-TQFN
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 2,500
類型： 數(shù)據(jù)采集系統(tǒng)（DAS）
分辨率（位）： 16 b
采樣率（每秒）： 21.94k
數(shù)據(jù)接口： MICROWIRE?，QSPI?，串行，SPI?
電壓電源： 模擬和數(shù)字
電源電壓： 1.8 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 40-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 40-TQFN-EP（6x6）
包裝： 帶卷 (TR)
MAX1358B
16-Bit, Data-Acquisition System with ADC, DACs,
UPIOs, RTC, Voltage Monitors, and Temp Sensor
12
______________________________________________________________________________________
TIMING CHARACTERISTICS (Figures 1 and 19)
(AVDD = DVDD = +1.8V to +3.6V, external VREF = +1.25V, fCLK32K = 32.768kHz (external clock), CREG = 10F, CCPOUT = 10F,
10F between CF+ and CF-, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25
°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
SCLK Operating Frequency
fSCLK
010
MHz
SCLK Cycle Time
tCYC
100
ns
SCLK Pulse-Width High
tCH
40
ns
SCLK Pulse-Width Low
tCL
40
ns
DIN to SCLK Setup
tDS
30
ns
DIN to SCLK Hold
tDH
0ns
SCLK Fall to DOUT Valid
tDO
CL = 50pF, Figure 2
40
ns
CS Fall to DOUT Enable
tDV
CL = 50pF, Figure 2
48
ns
CS Rise to DOUT Disable
tTR
CL = 50pF, Figure 2
48
ns
CS to SCLK Rise Setup
tCSS
20
ns
CS to SCLK Rise Hold
tCSH
0ns
DVDD Monitor Timeout Period
tDSLP
(Note 16)
1.5
s
Wake-Up (WU) Pulse Width
tWU
Minimum pulse width required to detect a
wake-up event
1s
Shutdown Delay
tDPU
The delay for
SHDN to go high after a valid
wake-up event
1s
The turn-on time for the high-frequency
clock and FLL (FLLE = 1) (Note 17)
10
ms
HFCLK Turn-On Time (Note 2)
tDFON
If FLLE = 0, the turn-on time for the high-
frequency clock (Notes 7, 18)
10
s
CRDY to
INT Delay
tDFI
The delay for CRDY to go low after the
HFCLK clock output has been enabled
(Note 19)
7.82
ms
HFCLK Disable Delay
tDFOF
The delay after a shutdown command has
asserted and before HFCLK is disabled
(Note 20)
1.95
ms
SHDN Assertion Delay
tDPD
(Note 21)
2.93
ms
Note 16: The delay for the sleep voltage monitor output,
RESET, to go high after VDD rises above the reset threshold. This is largely
driven by the startup of the 32kHz oscillator.
Note 17: FLLE is gated by an AND function with three inputs—the external
RESET signal, the internal DVDD monitor output, and the
external
SHDN signal. The time delay is timed from the internal LOVDD going high or the external RESET going high,
whichever happens later. HFCLK always starts in the low state.
Note 18: If FLLE = 0, the internal signal CRDY is not generated by the FLL block and
INT or INT is deasserted.
Note 19: CRDY is used as an interrupt signal to inform the C that the high-frequency clock has started. Only valid if FLLE = 1.
Note 20: tDFOF gives the C time to clean up and go into sleep-override mode properly.
Note 21: tDPD is greater than the HFCLK delay to clean up before losing power.
相關(guān)PDF資料
PDF描述
MS3106F28-21SX CONN PLUG 37POS STRAIGHT W/SCKT
IDTQS3257S1G IC MUX/DEMUX QUAD 2:1 16SOIC
MS3101A28-15S CONN RCPT 35POS FREE HNG W/SCKT
M83723/76W12128 CONN PLUG 12POS STRAIGHT W/PINS
M83723/76R12126 CONN PLUG 12POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1358EVKIT+ 制造商:Maxim Integrated Products 功能描述:EVALUATION KIT FOR THE MAX1358 - Boxed Product (Development Kits)
MAX1359ACGL 制造商:Maxim Integrated Products 功能描述:- Rail/Tube
MAX1359ACTL 制造商:Maxim Integrated Products 功能描述:16-BIT DATA-ACQUISITION SYSTEM W ADC,DACS,UPI - Rail/Tube
MAX1359ACTL+ 制造商:Maxim Integrated Products 功能描述:DATA ACQ SYS SGL ADC SGL DAC 16BIT 40TQFN EP - Rail/Tube
MAX1359ACTL+T 制造商:Maxim Integrated Products 功能描述:DATA ACQ SYS SGL ADC SGL DAC 16BIT 40TQFN EP - Tape and Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*