- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2008 > MAX1240AEPA+ (Maxim Integrated Products)IC ADC 12BIT SERIAL 8-DIP PDF資料下載
參數(shù)資料
| 型號： | MAX1240AEPA+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 3/15頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT SERIAL 8-DIP |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 50 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 73k |
| 數(shù)據(jù)接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 727mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應商設備封裝： | 8-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個單端，單極 |
End of conversion (EOC) is signaled by DOUT going
high. DOUT’s rising edge can be used as a framing
signal. SCLK shifts the data out of this register any time
after the conversion is complete. DOUT transitions on
SCLK’s falling edge. The next falling clock edge pro-
duces the MSB of the conversion at DOUT, followed by
the remaining bits. Since there are 12 data bits and one
leading high bit, at least 13 falling clock edges are
needed to shift out these bits. Extra clock pulses occur-
ring after the conversion result has been clocked out,
and prior to a rising edge of CS, produce trailing zeros
at DOUT and have no effect on converter operation.
Minimum cycle time is accomplished by using DOUT’s
rising edge as the EOC signal. Clock out the data with
12.5 clock cycles at full speed. Pull CS high after reading
the conversion’s LSB. After the specified minimum time
(tCS), CS can be pulled low again to initiate the next
conversion.
Output Coding and Transfer Function
The data output from the MAX1240/MAX1241 is binary,
and Figure 10 depicts the nominal transfer function.
Code transitions occur halfway between successive-
integer LSB values. If VREF = +2.500V, then 1 LSB =
610V or 2.500V/4096.
____________Applications Information
Connection to Standard Interfaces
The MAX1240/MAX1241 serial interface is fully compat-
ible with SPI/QSPI and MICROWIRE standard serial
interfaces (Figure 11).
If a serial interface is available, set the CPU’s serial
interface in master mode so the CPU generates the ser-
ial clock. Choose a clock frequency up to 2.1MHz.
1) Use a general-purpose I/O line on the CPU to pull CS
low. Keep SCLK low.
2) Wait the for the maximum conversion time specified
before activating SCLK. Alternatively, look for a DOUT
rising edge to determine the end of conversion.
3) Activate SCLK for a minimum of 13 clock cycles. The
first falling clock edge produces the MSB of the
DOUT conversion. DOUT output data transitions on
SCLK’s falling edge and is available in MSB-first for-
mat. Observe the SCLK to DOUT valid timing char-
acteristic. Data can be clocked into the P on
SCLK’s rising edge.
4) Pull CS high at or after the 13th falling clock edge. If
CS remains low, trailing zeros are clocked out after
the LSB.
MAX1240/MAX1241
+2.7V, Low-Power,
12-Bit Serial ADCs in 8-Pin SO
______________________________________________________________________________________
11
11
…111
11
…110
11
…101
00
…011
00
…010
00
…001
00
…000
01
2
FS
OUTPUT CODE
FS - 3/2 LSB
INPUT VOLTAGE (LSBs)
FS = VREF - 1 LSB
1 LSB =
VREF
4096
FULL-SCALE
TRANSITION
3
…
CS
SCLK
DOUT
INTERNAL
T/H
(TRACK/ACQUIRE)
tCS0
tCONV
tDV
tAPR
tSTR
(HOLD)
(TRACK/ACQUIRE)
B2
B1
B0
tCH
tDO
tCL
tTR
tCS
Figure 10. Unipolar Transfer Function, Full Scale (FS) = VREF -
1 LSB, Zero Scale (ZS) = GND
Figure 9. Detailed Serial-Interface Timing
相關PDF資料 |
PDF描述 |
|---|---|
| MAX1245BCPP | IC ADC SRL 12BIT 2.375V 20-DIP |
| MAX1249AEPE+ | IC ADC 10BIT SERIAL 16-DIP |
| MAX1279AETC+ | IC ADC 12BIT 1.5MSPS 12-TQFN |
| MAX1285BESA+T | IC ADC 12BIT 300KSPS 8-SOIC |
| MAX1302BEUG+ | IC ADC 16BIT SRL 115KSPS 24TSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1240AEPA+ | 功能描述:模數(shù)轉換器 - ADC 12-Bit 73ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1240AESA | 功能描述:模數(shù)轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1240AESA/V+ | 功能描述:模數(shù)轉換器 - ADC 12-Bit 73ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1240AESA/V+T | 功能描述:模數(shù)轉換器 - ADC 12-Bit 73ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1240AESA+ | 功能描述:模數(shù)轉換器 - ADC 12-Bit 73ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。