- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10563 > MAX1196ECM+D (Maxim Integrated Products)IC ADC 8BIT 40MSPS DL 48-TQFP PDF資料下載
參數(shù)資料
| 型號： | MAX1196ECM+D |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 7/23頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 8BIT 40MSPS DL 48-TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 40M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 108mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 48-TQFP 裸露焊盤（7x7） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 4 個單端，雙極；2 個差分，雙極 |
MAX1196
Dual 8-Bit, 40Msps, 3V, Low-Power ADC with
Internal Reference and Multiplexed Parallel Outputs
______________________________________________________________________________________
15
Digital Output Data, Output Data Format
Selection (T/B), Output Enable (OE),
Channel Selection (A/B)
All digital outputs, D0A/B–D7A/B (CHA or CHB data) and
A/B are TTL/CMOS-logic compatible. The output coding
can be chosen to be either offset binary or two’s comple-
ment (Table 1) controlled by a single pin (T/B). Pull T/B
low to select offset binary and high to activate two’s com-
plement output coding. The capacitive load on the digital
outputs D0A/B–D7A/B should be kept as low as possible
(<15pF), to avoid large digital currents that could feed
back into the analog portion of the MAX1196, thereby
degrading its dynamic performance. Using buffers on
the digital outputs of the ADCs can further isolate the
digital outputs from heavy capacitive loads. To further
improve the dynamic performance of the MAX1196,
small-series resistors (e.g., 100
) can be added to the
digital output paths, close to the MAX1196.
Figure 4 displays the timing relationship between out-
put enable and data output valid as well as power-
down/wake-up and data output valid.
Power-Down (PD) and Sleep
(SLEEP) Modes
The MAX1196 offers two power-save modes—sleep
and full power-down mode. In sleep mode (SLEEP = 1),
only the reference bias circuit is active (both ADCs are
disabled), and current consumption is reduced to 3mA.
To enter full power-down mode, pull PD high. With OE
simultaneously low, all outputs are latched at the last
value prior to the power down. Pulling OE high forces
the digital outputs into a high-impedance state.
Applications Information
Figure 5 depicts a typical application circuit containing
two single-ended-to-differential converters. The internal
reference provides a VDD/2 output voltage for level-shift-
ing purposes. The input is buffered and then split to a
voltage follower and inverter. One lowpass filter per
amplifier suppresses some of the wideband noise asso-
ciated with high-speed operational amplifiers. The user
can select the RISO and CIN values to optimize the filter
performance, to suit a particular application. For the
application in Figure 5, an RISO of 50
is placed before
the capacitive load to prevent ringing and oscillation.
The 22pF CIN capacitor acts as a small filter capacitor.
Using Transformer Coupling
An RF transformer (Figure 6) provides an excellent solu-
tion to convert a single-ended source signal to a fully dif-
ferential signal, required by the MAX1196 for optimum
performance. Connecting the center tap of the trans-
former to COM provides a VDD/2 DC level shift to the
input. Although a 1:1 transformer is shown, a step-up
transformer can be selected to reduce the drive require-
ments. A reduced signal swing from the input driver, such
as an op amp, can also improve the overall distortion.
DIFFERENTIAL INPUT
VOLTAGE*
DIFFERENTIAL INPUT
STRAIGHT OFFSET
BINARY
T/B = 0
TWO’S COMPLEMENT
T/B = 1
VREF
× 255/256
+Full Scale - 1LSB
1111 1111
0111 1111
VREF
× 1/256
+1LSB
1000 0001
0000 0001
0
Bipolar Zero
1000 0000
0000 0000
-VREF
× 1/256
-1LSB
0111 1111
1111 1111
-VREF
× 255/256
-Full Scale + 1LSB
0000 0001
1000 0001
-VREF
× 256/256
-Full Scale
0000 0000
1000 0000
Table 1. MAX1196 Output Codes for Differential Inputs
*VREF = VREFP - VREFN
OUTPUT
D0A/B–D7A/B
OE
tDISABLE
tENABLE
HIGH-Z
VALID DATA
Figure 4. Output Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SP337EBEY-L | IC TXRX RS232/422/485 28TSSOP |
| VI-J1Y-MY-F2 | CONVERTER MOD DC/DC 3.3V 33W |
| VE-2T3-IW-F3 | CONVERTER MOD DC/DC 24V 100W |
| VE-2T3-IW-F1 | CONVERTER MOD DC/DC 24V 100W |
| VI-J1Y-MX-F4 | CONVERTER MOD DC/DC 3.3V 49.5W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1196ECM-TD | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1197ECM | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| MAX1197ECM+D | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8-Bit 2Ch 60Msps 3V High Speed ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1197ECM+TD | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8-Bit 2Ch 60Msps 3V High Speed ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1197ECM-D | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。