- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17006 > MAX11040KEVKIT# (Maxim Integrated Products)KIT EVAL FOR MAX11040 W/FMC CONN PDF資料下載
參數(shù)資料
| 型號： | MAX11040KEVKIT# |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 27/35頁 |
| 文件大小： | 0K |
| 描述： | KIT EVAL FOR MAX11040 W/FMC CONN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 軟件下載： | MAX11040KEVKIT |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 4 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 3.07M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 輸入范圍： | ±2.2 V |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | MAX11040K |
| 已供物品： | 板，線纜 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
MAX11040K/MAX11060
24-/16-Bit, 4-Channel, Simultaneous-Sampling,
Cascadable, Sigma-Delta ADCs
33
Maxim Integrated
To compensate the result of an FFT for the devices’ out-
put data:
1) Calculate the inverse (1/x) of the equation provided
in the
Digital Filter section for each frequency in the
FFT.
2) Multiply the FFT of the devices’ output data by the
result of the above step.
Power Supplies
AVDD and DVDD provide power to the devices. The
AVDD powers up the analog section, while the DVDD
powers up the digital section. The power supply for
AVDD and DVDD ranges from +3.0V to +3.6V and 2.7V
to VAVDD, respectively. Bypass AVDD to AGND with a
1μF electrolytic capacitor in parallel with a 0.1μF ceramic
capacitor and bypass DVDD to DGND with a 1μF elec-
trolytic capacitor in parallel with a 0.1μF ceramic capaci-
tor. For improved performance, place the bypass
capacitors as close as possible to the device.
Layout, Grounding, and Bypassing
The best layout and grounding design always comes
from a thorough analysis of the complete system. This
includes the signal source’s dependence and sensitivi-
ty on ground currents, and knowledge of the various
currents that could travel through the various potential
grounding paths.
Use PCBs with separate analog and digital ground
planes. Connect the two ground planes together only at
the devices’ GND input. Isolate the digital supply from
the analog with a low-value resistor (10
Ω) or ferrite
bead when the analog and digital supplies come from
the same source.
Ensure that digital return currents do not pass through
the analog ground and that return-current paths are low
impedance. A 5mA current flowing through a PCB
ground trace impedance of only 0.05
Ω creates an error
voltage of approximately 250μV.
Ensure that digital and analog signal lines are kept sepa-
rate. Do not run digital (especially the SCLK and DOUT)
lines parallel to any analog lines or under the devices.
Lay out the traces in perpendicular directions when a
digital line and an analog line cross each other.
Bypass AVDD to the analog ground plane with a 0.1μF
capacitor in parallel with a 1μF to 10μF low-ESR capac-
itor. Keep capacitor leads short for best supply-noise
rejection. Bypass REF+ and REF- with a 0.1μF capaci-
tor to GND. Place all bypass capacitors as close as
possible to the device for optimum decoupling.
Crystal Layout
Follow these basic layout guidelines when placing a
crystal on a PCB with the devices to avoid coupled
noise:
1) Place the crystal as close as possible to XIN and
XOUT. Keeping the trace lengths between the crys-
tal and inputs as short as possible reduces the
probability of noise coupling by reducing the length
of the “antennae.” Keep the XIN and XOUT lines
close to each other to minimize the loop area of the
clock lines. Keeping the trace lengths short also
decreases the amount of stray capacitance.
2) Keep the crystal solder pads and trace width to XIN
and XOUT as small as possible. The larger these
bond pads and traces are, the more likely it is that
noise will couple from adjacent signals.
3) Place a guard ring (connect to ground) around the
crystal to isolate the crystal from noise coupled from
adjacent signals.
4) Ensure that no signals on other PCB layers run
directly below the crystal or below the traces to XIN
and XOUT. The more the crystal is isolated from
other signals on the board, the less likely for noise to
couple into the crystal.
5) Place a local ground plane on the PCB layer imme-
diately below the crystal guard ring. This helps to
isolate the crystal from noise coupling from signals
on other PCB layers.
Note: Keep the ground plane in the vicinity of the
crystal only and not on the entire board.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 380LX221M200J202 | CAP ALUM 220UF 200V 20% SNAP |
| 381LX471M200K012 | CAP ALUM 470UF 200V 20% SNAP |
| GBC10DRES-S93 | CONN EDGECARD 20POS .100 EYELET |
| MAX1110EVL11-DIP | EVAL KIT FOR MAX1110 |
| LGU2G151MELB | CAP ALUM 150UF 400V 20% SNAP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX11040KEVKIT# | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX5135/11040/11612 Eval Kit w/ FMC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX11040KGUU | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:24-/16-Bit, 4-Channel, Simultaneous-Sampling, Cascadable, Sigma-Delta ADCs |
| MAX11040KGUU/GG8 | 制造商:Maxim Integrated Products 功能描述:24-BIT, 4-CHANNEL, SIMULTANEOUS-SAMPLING, CASCADABLE, SIGMA- - Rail/Tube |
| MAX11040KGUU/GH9 | 制造商:Maxim Integrated Products 功能描述:24-BIT, 4-CHANNEL, SIMULTANEOUS-SAMPLING, CASCADABLE, SIGMA- - Rail/Tube |
| MAX11040KGUU+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24Bit 4Ch Simul-Samp Cascadable Sig Delt RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。