- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384647 > MAX106 (Maxim Integrated Products, Inc.) 【5V, 600Msps, 8-Bit ADC with On-Chip 2.2GHz Bandwidth Track/Hold Amplifier PDF資料下載
參數(shù)資料
| 型號： | MAX106 |
| 廠商： | Maxim Integrated Products, Inc. |
| 元件分類： | 運(yùn)動(dòng)控制電子 |
| 英文描述： | 【5V, 600Msps, 8-Bit ADC with On-Chip 2.2GHz Bandwidth Track/Hold Amplifier |
| 中文描述： | ±5V、600Msps、8位ADC，帶有片上2.2GHz帶寬采樣/保持放大器 |
| 文件頁數(shù)： | 20/32頁 |
| 文件大小： | 758K |
| 代理商： | MAX106 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
M
±5V, 600Msps, 8-Bit ADC with On-Chip
2.2GHz Bandwidth Track/Hold Amplifier
20
______________________________________________________________________________________
AC-Coupling Clock Inputs
The clock inputs CLK+ and CLK- can also be driven
with positive referenced ECL (PECL) logic levels if the
clock inputs are AC-coupled. Under this condition, con-
nect CLKCOM to GNDI. Single-ended ECL/PECL/sine-
wave drive is also possible if the undriven clock input is
reverse-terminated to GNDI through a 50
resistor in
series with a capacitor whose value is identical to that
used to couple the driven input.
Demux Reset Operation
The MAX106 features an internal 1:2 demultiplexer that
reduces the data rate of the output digital data to one-
half the sample clock rate. Demux reset is necessary
when interleaving multiple MAX106s and/or synchroniz-
ing external demultiplexers. The simplified block dia-
gram of Figure 1 shows that the demux reset signal path
consists of four main circuit blocks. From input to out-
put, they are the reset input dual latch, the reset
pipeline, the demux clock generator, and the reset out-
put. The signals associated with the demux reset opera-
tion and the control of this section are listed in Table 6
.
Reset Input Dual Latch
The reset input dual-latch circuit block accepts differ-
ential PECL reset inputs referenced to the same V
CC
O
power supply that powers the MAX106 PECL outputs.
For applications that do not require a synchronizing
reset, the reset inputs can be left open. In this case,
they will self-bias to a proper level with internal 50k
resistors and a 20μA current source. This combination
creates a -1V difference between RSTIN+ and RSTIN-
to disable the internal reset circuitry. When driven with
PECL logic levels terminated with 50
to (V
CC
O - 2V),
the internal biasing network can easily be overdriven.
Figure 14 shows a simplified schematic of the reset
input structure.
To properly latch the reset input data, setup (t
SU
) and
data-hold times (t
HD
) must be met with respect to the
rising edge of the sample clock. The timing diagram of
Figure 15 shows the timing relationship of the reset
input and sampling clock.
Table 5. DC-Coupled Clock Drive Options
-10dBm to +4dBm
Figure 13a
Single-Ended Sine Wave
CLK+
GNDI
CLKCOM
CLOCK DRIVE
REFERENCE
External 50
to GNDI
CLK-
-10dBm to +4dBm
-10dBm to +4dBm
Figure 13b
Differential Sine Wave
GNDI
ECL Drive
-1.3V
Figure 13c
Single-Ended ECL
-2V
ECL Drive
ECL
Drive
Figure 13d
Differential ECL
-2V
50k
50k
RSTIN+
RSTIN-
RESET INPUTS ARE ESD PROTECTED
(NOT SHOWN ON THIS SIMPLIFIED DRAWING).
20
μ
A
GNDD
V
CC
O
Figure 14. Simplified Reset Input Structure
RSTIN+
50%
50%
CLK+
CLK-
RSTIN-
50%
t
SU
t
HD
Figure 15. Reset Input Timing Definitions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1071CTC-T | 1.5Msps, Single-Supply, Low-Power, True-Differential, 10-Bit ADCs |
| MAX1070CTC-T | 1.5Msps, Single-Supply, Low-Power, True-Differential, 10-Bit ADCs |
| MAX1070 | 1.5Msps, Single-Supply, Low-Power, True-Differential, 10-Bit ADCs |
| MAX1070ETC-T | 1.5Msps, Single-Supply, Low-Power, True-Differential, 10-Bit ADCs |
| MAX1071ETC-T | 1.5Msps, Single-Supply, Low-Power, True-Differential, 10-Bit ADCs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1060 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface |
| MAX1060ACEI | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1060ACEI+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 5V 10Bit 8Ch 400ksps w/2.5V Ref & Prl Int RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1060ACEI+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 5V 10Bit 8Ch 400ksps w/2.5V Ref & Prl Int RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。