- 您現(xiàn)在的位置：買賣IC網 > PDF目錄385520 > MAX105 (Maxim Integrated Products, Inc.) Dual, 6-Bit, 800Msps ADC with On-Chip, Wideband Input Amplifier PDF資料下載
參數(shù)資料
| 型號： | MAX105 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | Dual, 6-Bit, 800Msps ADC with On-Chip, Wideband Input Amplifier |
| 中文描述： | 雙路、6位、800Msps ADC，帶有片上寬帶輸入放大器 |
| 文件頁數(shù)： | 15/21頁 |
| 文件大小： | 669K |
| 代理商： | MAX105 |
demultiplexed outputs are presented in dual 6-bit two
’
s
complement format with two consecutive samples in
the primary and auxiliary output ports on the rising
edge of the data ready clock. The auxiliary data port
always contains the older sample. The primary output
always contains the most recent data sample, regard-
less of the DREADY clock phase.
Figure 7 shows the
timing and data alignment of the auxiliary and primary
output ports in relationship with the CLK and DREADY
signals. Data in the primary port is delayed by five
clock cycles while data in the auxiliary port is delayed
by six clock cycles.
Typical I/Q Application
Quadrature amplitude modulation (QAM) is frequently
used in digital communication systems to increase
channel capacity. A QAM signal is modulated in both
amplitude and phase. With a demodulator, this QAM
signal gets downconverted and separated in its in-
phase (I) and quadrature (Q) components. Both I&Q
channels are digitized by an ADC at the baseband
level in order to recover the transmitted information.
Figure 8 shows a typical application circuit to directly
tune L-band signals to baseband, incorporating a
direct conversion tuner (MAX2108) and the MAX105 to
digitize I&Q channels with excellent phase- and gain-
matching. A front-end L-C filter is required for anti-alias-
ing purposes.
M
Dual, 6-Bit, 800Msps ADC with On-Chip,
Wideband Input Amplifier
______________________________________________________________________________________
15
Figure 7. Output Timing Relationship Between CLK and DREADY Signals and Primary/Auxiliary Output Ports
CLK+
CLK-
DREADY +
DREADY -
AUXILIARY PORT DATA
PRIMARY PORT DATA
t
PWH
t
PWL
t
PD1
t
PD2
NOTE:
THE LATENCY TO THE PRIMARY PORT IS FIVE CLOCK CYCLES, THE LATENCY TO THE AUXILIARY PORT IS SIX CLOCK
CYCLES. BOTH PRIMARY AND AUXILIARY DATA PORTS ARE UPDATED ON THE RISING EDGE OF THE DREADY+ CLOCK.
CLK-
CLK
CLK+
N
N+1
N+2
N+3
N+4
N+5
N
N+8
N+10
N+2
N+6
N+4
N+6
N+7
N+8
N+9
N+10
N+11
N+12
N+13
ADC SAMPLE
MAX105 ADCs SAMPLE ON THE RISING EDGE OF CLK+
DREADY
DREADY+
AUXILIARY
DATA PORT
PRIMARY
DATA PORT
DREADY-
N+14
N+15
N+16
N+17
N+18
N+19
N+9
N+11
N+3
N+1
N+7
N+5
MAX105
相關PDF資料 |
PDF描述 |
|---|---|
| MAX105ECS | Dual, 6-Bit, 800Msps ADC with On-Chip, Wideband Input Amplifier |
| MAX1067ACEE | Multichannel, 14-Bit, 200ksps Analog-to-Digital Converters |
| MAX1067AEEE | Multichannel, 14-Bit, 200ksps Analog-to-Digital Converters |
| MAX1067BCEE | Multichannel, 14-Bit, 200ksps Analog-to-Digital Converters |
| MAX1067BEEE | Multichannel, 14-Bit, 200ksps Analog-to-Digital Converters |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1057 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:10-Bit, Multichannel ADCs/DACs with FIFO, Temperature Sensing, and GPIO Ports |
| MAX1057BETM | 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 轉換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX1057BETM+ | 功能描述:ADC / DAC多通道 10Bit AD/DACs w/FIFO Temp Sns & GPIO Port RoHS:否 制造商:Texas Instruments 轉換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX1057BETM+T | 功能描述:ADC / DAC多通道 10Bit AD/DACs w/FIFO Temp Sns & GPIO Port RoHS:否 制造商:Texas Instruments 轉換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX1057BETM-T | 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 轉換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
發(fā)布緊急采購，3分鐘左右您將得到回復。