- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45079 > MAR31751FXXXX (DYNEX SEMICONDUCTOR LTD) 16-BIT, 256 PAGES, MEMORY MANAGEMENT UNIT, QFP68 PDF資料下載
參數(shù)資料
| 型號(hào)： | MAR31751FXXXX |
| 廠商： | DYNEX SEMICONDUCTOR LTD |
| 元件分類(lèi)： | 存儲(chǔ)控制器/管理單元 |
| 英文描述： | 16-BIT, 256 PAGES, MEMORY MANAGEMENT UNIT, QFP68 |
| 封裝： | QFP-68 |
| 文件頁(yè)數(shù)： | 16/18頁(yè) |
| 文件大小： | 166K |
| 代理商： | MAR31751FXXXX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)
MA31751
7/18
MISCELLANEOUS
ERROR INDICATION
Pin Name
Function
Description
MPROEN
Memory Protect Error
The MPROEN output is always asserted low when ASIN is low. On an
external memory cycle, MPROEN low at the end of the cycle indicates
there has been a protection error in either the MMU or the BPU. A high
indicates no error. MPROEN goes high after ASIN rising on XIO cycles.
PRPEN
Page RAM Parity Error
This active-low output is asserted low if a parity error is detected during an
MMU/BPU memory transfer.
RESETN
System Reset
Active low device reset input. Should be connected to system reset.
CSN
MMU Chip Select
A low on this input selects the MMU. In a 1750A system, this input may be
tied to ground if MMU functions are required, or tied to MION if only BPU
functions are required (must be active for XIO cycles when the device may
need to respond to an MMU/BPU XIO command.) In 1750B, this input
should be derived by decoding the PB[0:3] bus from the CPU. (Note that in
1750B mode, one device is required per implemented page bank.)
BPUVALIDN
BPU enabled and
selected
This output becomes active (low) when MPROEN is valid if there is at least
one BPU present in the system .
DMAKN
DMA Acknowledge
This active-low input is used to select between the CPU and DMA protection
registers within the MA31751, and should be asserted low when the CPU
has relinquished control to a DMA in the system. DMAKN active low means
that the MMU gets the AS[0:3] and PS[0:3] information from the pins rather
than from the internal copy of the CPU Status Word. The signal is driven by
the system.
GLPE
Global Protect Enable
This active-high signal goes high in BPU mode following a system reset to
indicate that the memory system is globally write-protected. The signal is
set low by the XIO MPEN command. GPLE is inactive high when the BPU
functions are disabled.
HITMISSN
Cache hit/miss
A high on this output indicates that a memory cycle is a cache hit - a low
indicates a cache miss. This output goes low when ASIN is low and rises on
memory cycles when a hit has been validated. This output goes high on XIO
cycles.
VDD
Power Supply
5V DC power supply input.
GND
Ground
0V reference point.
POWER
Figure 6: Pin Description Table (continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAR31751AXXXX | 16-BIT, 256 PAGES, MEMORY MANAGEMENT UNIT, CPGA68 |
| MAQ31751AXXXX | 16-BIT, 256 PAGES, MEMORY MANAGEMENT UNIT, CPGA68 |
| MAQ31751FXXXX | 16-BIT, 256 PAGES, MEMORY MANAGEMENT UNIT, QFP68 |
| MAR8251CC | 1 CHANNEL(S), 64K bps, SERIAL COMM CONTROLLER, CDIP28 |
| MAS8251CD | 1 CHANNEL(S), 64K bps, SERIAL COMM CONTROLLER, CDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Mar-35 | 制造商:Redington Counters Inc 功能描述: |
| MAR35V10UF | 制造商:MAR 功能描述:RL610X035 LONG LEAD .45 X .2 |
| MAR35V220UF | 制造商:MAR 功能描述:RL722X035 CESHMD C&F |
| MAR35V330UF | 制造商:MAR 功能描述:RL733X0335EFM 105C 10X20 DC91 |
| MAR3690CC | 制造商:DYNEX 制造商全稱(chēng):Dynex Semiconductor 功能描述:1553B Bus Controller/Remote Terminal |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。