參數(shù)資料
型號(hào)： MAR31751FXXXX
廠商： DYNEX SEMICONDUCTOR LTD
元件分類： 存儲(chǔ)控制器/管理單元
英文描述： 16-BIT, 256 PAGES, MEMORY MANAGEMENT UNIT, QFP68
封裝： QFP-68
文件頁(yè)數(shù)： 15/18頁(yè)
文件大?。?/td> 166K
代理商： MAR31751FXXXX
MA31751
6/18
4.1 SIGNAL DEFINITIONS
Pin Name
Function
Description
A00-A15
Processor Address Bus
An active-high address bus for addresses and XIO commands. A15 is the
LSB.
D00-D16
System Data Bus
Data bus used to transfer data to and from the MMU/BPU. D15 is the LSB and
D16 is the parity bit.
EA00-EA10
Extended Address Bus
If the MMU is selected (using CSN) then EA0-EA10 provides the system
extended address. EA3-EA10 should be combined with A4-A15 from the
processor to give the full 20 bit 1750A system address bus and EA0-EA10
with A4-A15 gives a 23 bit 1750B system address bus. (See Fig 4).During XIO
transfers, EA7-10 mimic A0-A3 to present the full processor address to the
system. When the MMU is not selected, EA0-EA10 become inputs to allow the
BPU to protect the appropriate section of extended memory.
ASIN
Address Strobe In
The rising edge of this active-high signal generated by the CPU or DMA
controller, indicates that a valid address is present on the MA31750.
DSN
Data Strobe
The rising edge of this active-low signal generated by the CPU or DMA
controller, indicates that valid data is present on D00-D16 of the MA31750.
EAS
Extended Address Strobe
The rising edge of this active-high signal indicates that a valid and stable
extended address is available from the MA31751. This pin becomes an input
when no MMU is selected and should be driven from the system address
strobe. During XIO cycles, EAS follows ASIN.
MION
Memory / IO Select
This input is used to select between normal operation and command transfer
(XIO) mode. A high indicates memory whilst a low indicates IO. This signal is
provided by the CPU or the DMA controller.
RDWN
Read / Write Select
This input indicates the direction of data transfer on the data bus. A high level
indicates that the processor is reading the bus whilst a low level indicates that
the processor is driving the bus. The input is driven by the CPU or the DMA
controller.
OIN
Operand / Instruction Select This input indicates the type of data on the data bus. A high indicates operand
data whilst a low indicates the presence of instruction data. The signal is
provided by the CPU or the DMA controller.
AS0-AS3
Address State
This bus comes from the DMA controller during DMA accesses. It is used by
the MMU as part of the page selection operation. (During CPU operation, this
information is read from the MMU’s copy of the CPU status word). If no MMU
function is required, these inputs should be tied to ground.
PS0-PS3
Processor State
This bus comes from the DMA controller during DMA accesses. It is used by
the MMU to provide lock and key protection on page accesses. (During CPU
operation, this information is read from the MMU’s copy of the CPU status
word.) If no MMU function is required, these inputs should be tied to ground.
SYSTEM BUSSES
BUS CONTROL
EXTENDED MEMORY CONTROL
Figure 6: Pin Description Table
相關(guān)PDF資料
PDF描述
MAR31751AXXXX 16-BIT, 256 PAGES, MEMORY MANAGEMENT UNIT, CPGA68
MAQ31751AXXXX 16-BIT, 256 PAGES, MEMORY MANAGEMENT UNIT, CPGA68
MAQ31751FXXXX 16-BIT, 256 PAGES, MEMORY MANAGEMENT UNIT, QFP68
MAR8251CC 1 CHANNEL(S), 64K bps, SERIAL COMM CONTROLLER, CDIP28
MAS8251CD 1 CHANNEL(S), 64K bps, SERIAL COMM CONTROLLER, CDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Mar-35 制造商:Redington Counters Inc 功能描述:
MAR35V10UF 制造商:MAR 功能描述:RL610X035 LONG LEAD .45 X .2
MAR35V220UF 制造商:MAR 功能描述:RL722X035 CESHMD C&F
MAR35V330UF 制造商:MAR 功能描述:RL733X0335EFM 105C 10X20 DC91
MAR3690CC 制造商:DYNEX 制造商全稱:Dynex Semiconductor 功能描述:1553B Bus Controller/Remote Terminal
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*