參數(shù)資料
型號: MA31753
廠商: Dynex Semiconductor Ltd.
英文描述: DMA Controller (DMAC) For An MA31750 System
中文描述: DMA控制器(DMAC)對于MA31750系統(tǒng)
文件頁數(shù): 22/30頁
文件大?。?/td> 243K
代理商: MA31753
MA31753
22/30
Mil-Std-883, Method 5005, Subgroups 9, 10, 11.
TL = Low CLK period (ns), TH = High CLK period (ns).
Test Conditions: Vdd = 5.0V
±
10%, Temperature = -55
o
C to 125
o
C, Vil = 0.0V, Vih = Vdd.
Output loads: All test load 1 unless otherwise specified.
Output Threshold: 50% Vdd (Load 1), Vss+1V, Vdd-1V (Load 2).
Note 1: A[0:15], AS[0:3], PS[0:3], PB[0:3], MION, OIN, RDWN, DMAKN, AS, DSN, RDN, WRN, LOCKN
Figure 15: Timing Parameters
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Description
RESETN setup to CLK falling
RESETN hold after CLK falling
RESETN pulse wdth
A[0:15] setup to CSN falling (DMA XIO)
A[0:15] hold after DSN rising (DMA XIO)
CSN setup to DSN falling (DMA XIO)
CSN hold after DSN rising (DMA XIO)
MION, OIN, RDWN setup to AS rising (DMA XIO)
MION, OIN, RDWN hold after AS falling (DMA XIO)
RDN falling to D[0:16] driven (XIO read)
RDN falling to D[0:16] valid (XIO read)
RDN rising to D[0:16] invalid (XIO read)
RDN rising to D[0:16] tri-state (XIO read)
D[0:16] setup to WRN rising (XIO write)
D[0:16] hold after WRN rising (XIO write)
CLK falling to RDYN valid (DMA XIO)
CSN rising to RDYN tri-state (DMA XIO)
CSN falling to RDYN driven (DMA XIO)
CLK rising to AS rising
CLK falling to AS falling
A[0:15], AS[0:3], PS[0:3], PB[0:3] valid to AS rising
A[0:15], AS[0:3], PS[0:3], PB[0:3] valid after AS falling
MION, OIN, RDWN valid to DSN falling
MION, OIN, RDWN valid after DSN rising
CLK falling to AKRDN, AKWRN valid
CLK falling to DACKN[0:3] falling
CLK falling to DACKN[0:3] rising
CLK falling to DMAKN valid
CLK falling to DONEN valid
CLK falling to DSN, RDN, WRN valid
CLK falling to GEOUTN valid
CLK falling to INTRN valid
INTRN pulse width
CLK falling to LOCKN falling
CLK falling to LOCKN rising
CLK falling to SEC/FIRSTN valid
CLK falling to REQN valid
DREQN[0:3] setup to CLK falling
DREQN[0:3] hold after CLK falling
EXADEN, MPROEN, PEN setup to AS falling
EXADEN, MPROEN, PEN hold after AS faling
GRANTN setup to CLK falling
GRANTN hold after CLK falling
GEINN setup to CLK falling
GEINN hold after CLK falling
RDYN setup to CLK falling
RDYN hold after CLK falling
REQINN setup to CLK falling
REQINN hold after CLK falling
CLK rising to busses, strobes and control signals (note 1) tri-state
CLK falling to busses, strobes and control signals (note 1) driven
D[0:16] setup to AKRDN rising
D[0:16] hold after AKRDN rising
D[0:16] valid after AKWRN falling
D[0:16] valid after AKWRN rising
DPARN setup to CLK falling
DPARN hold after CLK falling
DTON setup to CLK falling
DTON hold after CLK falling
DMAE setup to CLK falling
DMAE hold after CLK falling
Min
Max
-
-
-
-
-
-
-
-
-
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
相關(guān)PDF資料
PDF描述
MA31755 16-Bit Feedthrough Error Detection & Correction Unit EDAC
MA3690 1553B Bus Controller/Remote Terminal
MA3691 1553B Bus Controller/Remote Terminal
MA3693 1553B Bus Controller/Remote Terminal
MA5114 Radiation hard 1024x4 Bit Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MA31755 制造商:DYNEX 制造商全稱:Dynex Semiconductor 功能描述:16-Bit Feedthrough Error Detection & Correction Unit EDAC
MA318 功能描述:CPU與芯片冷卻器 INTEL P111 FC-PGA RoHS:否 制造商:ADLINK Technology 尺寸: 電壓額定值: 功率額定值: 速度: 氣流: 系列:
MA3180 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:Silicon planar type
MA3180-H 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:Silicon planar type
MA3180-L 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:Silicon planar type