- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45052 > M6XXLFXI (CYPRESS SEMICONDUCTOR CORP) OTHER CLOCK GENERATOR, QCC16 PDF資料下載
參數(shù)資料
| 型號(hào)： | M6XXLFXI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | OTHER CLOCK GENERATOR, QCC16 |
| 封裝： | 3 X 3 MM, LEAD FREE, MO-220, QFN-24 |
| 文件頁(yè)數(shù)： | 13/17頁(yè) |
| 文件大?。?/td> | 475K |
| 代理商： | M6XXLFXI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
MoBL Clock
M300/M600
Document Number: 001-12946 Rev. *C
Page 5 of 17
General Description
3 Configurable PLLs
The MoBL Clock M300/M600 Family of products are three-PLL
Clock Generator ICs designed for cell phone, portable, or
consumer electronics applications. It can be used to generate
three independent output frequencies ranging from 3 to 50 MHz
from a single input reference clock.
I2C Programming
The MoBL Clock M300 and M600 have a serial I2C interface
that programs the configuration memory array to synthesize
output frequencies by programmable output divider, spread
characteristics, and drive strength. I2C can also be used for
in-system control of these programmable features.
Input Reference Clocks
The input to the M300 and M600 is designed to use an external
reference clock with a frequency range of 1 MHz to 48 MHz at
the EXCLKIN pin. The voltage level for the input reference clock
used must follow VDD voltage used for the device as shown in
the DC and AC specifications.
Output Power Supply Options
There are three clock outputs CLK1, CLK2, and CLK3 driven by
three separate output power supplies: VDD_CLK1, VDD_CLK2,
and VDD_CLK3 respectively. Different voltage level for each of
these power supplies can be used and they can be any of 1.5 V,
1.8 V, 2.5 V, 3.0 V, or 3.3 V giving user multiple choice of output
clock voltage levels.
Output Source Selection
These devices have three clock outputs, CLK1, CLK2 and CLK3.
There are four available clock sources for these outputs. These
clock sources are: PLL1, PLL2, PLL3, or EXCLKIN. Output clock
source selection is done using three out of four crossbar switch.
Thus, any one of these four available clock sources can be
arbitrarily selected for the clock outputs. This gives user a
flexibility to have up to three independent clocks and a
Reference clock output.
Spread Spectrum Control
Two of the three PLLs (PLL2 and PLL3) have spread spectrum
capability for EMI reduction in the system. The device uses a
Cypress proprietary PLL and Spread Spectrum Clock (SSC)
technology to synthesize and modulate the frequency of the PLL.
The spread spectrum feature can be turned on or off by I2C
device programming. It can be factory programmed to either
center spread range from ±0.125% to ±2.50%, or down spread
range from –0.25% to –5.0%, with Lexmark or Linear modulation
profile.
PD#/OE Mode
PD#/OE input (Pin 4) can be programmed to operate as either
power down (PD#) or output enable (OE) mode. Note that power
down shuts off the entire chip, resulting in minimum power
consumption for the device. Setting this signal high brings the
device in the operational mode with default register settings. The
PD# turn-on time is limited by the turn-on time of the PLLs.
Disabled outputs are first driven to a low state before turning off.
When off, they are held low by internal weak resistors
(~160k ohms)
When this pin is programmed as Output Enable (OE), clock
outputs can be enabled or disabled using OE (pin 4). Individual
clock outputs can be programmed to be sensitive to this OE pin.
Keep Alive Mode
By activating the device in the Keep Alive Mode, power down
mode is changed to power saving mode, which disables all PLLs
and outputs, but preserves the contents of the volatile registers.
Thus, any configuration changes made via the I2C interface are
preserved. By deactivating the Keep Alive Mode, I2C memory is
not preserved during power down, but power consumption is
reduced relative to the Keep Alive Mode.
Output Drive Strength
The DC drive strength of the individual clock output can be
programmed for different values. Table 3 shows the typical rise
and fall times for different drive strength settings.
Factory Specific Configuration and Custom
Programming
The device is available with Factory Specific programmed
frequencies as shown in the Ordering Information page. This
factory specific programmed part can be used for the device
evaluation purposes. The MoBL Clock can be custom
programmed to any desired frequencies and listed features. For
customer specific programming and I2C programmable memory
bitmap definitions, please contact local Cypress Field Appli-
cation Engineer (FAE) or sales representative.
Table 3. Output Drive Strength
Output Drive Strength
Rise/Fall Time (ns)
(Typical Value)
Low
6.8
Mid Low
3.4
Mid High
2.0
High
1.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
| M74HC158C1 | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20 |
| M74HCT164B1R | HCT SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M-7 | 功能描述:TERM BARRIER 7 TERM DUAL ROW RoHS:是 類別:連接器，互連式 >> 接線座 - 隔板塊 系列:M 標(biāo)準(zhǔn)包裝:1 系列:43000 端接塊類型:阻隔塊 電路數(shù):27 導(dǎo)線入口數(shù)目:27 間距:0.438"（11.12mm） 行數(shù):1 電流:20A 電壓:600V 線規(guī):12-22 AWG 頂部端子:螺釘 底部端子:閉合式 阻擋層類型:雙壁（雙） 特點(diǎn):- 顏色:- 包裝:散裝 安裝類型:底座安裝或面板安裝 工作溫度:105°C 材料 - 絕緣體:聚丙烯（PP） 材料可燃性額定值:UL94 V-0 |
| M-7.5-400-.010UF | 制造商:Siemens 功能描述: |
| M7/76A/115 | 制造商:PEPPERL+FUCHS 功能描述:PHOTOELECTRIC SENSOR, Sensing Range Max:3.5m, Output Current:100mA, Sensor Outpu |
| M7/76A/143 | 制造商:PEPPERL+FUCHS 功能描述:Sensor, Photoelectric, Thru Beam, 134394 制造商:PEPPERL+FUCHS 功能描述:Photoelectric (Automation) |
| M7/MV7/59/76a/102/115 | 制造商:PEPPERL+FUCHS 功能描述:Mini thru beam sensor, pre-wired NPN |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。